



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# PI7C9X113SL

PCI Express-to-PCI Bridge  
Preliminary Datasheet  
Revision 0.3



3545 North 1<sup>ST</sup> Street, San Jose, CA 95134  
Phone: 1-877-PERICOM (1-877-737-4266)  
FAX: 1-408-435-1100  
Internet: <http://www.pericom.com>

## **LIFE SUPPORT POLICY**

Pericom Semiconductor Corporation's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of PSC.

- 1) Life support devices or system are devices or systems which:
  - a) Are intended for surgical implant into the body or
  - b) Support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Semiconductor does not assume any responsibility for use of any circuitry described other than the circuitry embodied in a Pericom Semiconductor product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Pericom Semiconductor Corporation.

All other trademarks are of their respective companies.

## REVISION HISTORY

| DATE      | REVISION # | DESCRIPTION  |
|-----------|------------|--|
| 5/27/2009 | 0.1        | Preliminary Datasheet  |
| 9/15/2009 | 0.2        | Updated Section 6.3 (I/O Limit Register – Offset 1Ch, Interrupt Line Register – Offset 3Ch, Arbiter Enable Register – Offset 48h, Memory ReadSmart Range Control Register – Offset 58h, Upstream Memory Read/Write Control Register – Offset 68h, XPIP Configuration Register 1 – Offset D0h)<br>Updated Section 12 IEEE 1149.1 Compatible JTAG Controller (Removed TRST_L)<br>Updated Table 14-2 DC Electrical Characteristics (VDDA) |
| 7/26/2010 | 0.3        | Updated Section 2 Pin Definitions (Pin 22 to NC)<br>Updated Section 6.3 PCI Configuration Registers (Offset 40h, 44h, 6Ch, A4h, D0h, D4h)<br>Updated VDDC and VDDA voltage to 1.1V (Section 2.7, Table 14-2)   |

## PREFACE

The datasheet of PI7C9X113SL will be enhanced periodically when updated information is available. The technical information in this datasheet is subject to change without notice. This document describes the functionalities of PI7C9X113SL (PCI Express Bridge) and provides technical information for designers to design their hardware using PI7C9X113SL.

## TABLE OF CONTENTS

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>INTRODUCTION .....</b>                                | <b>11</b> |
| 1.1      | INDUSTRY SPECIFICATION COMPLIANCE .....                  | 11        |
| 1.2      | GENERAL FEATURES.....                                    | 12        |
| 1.3      | PCI EXPRESS FEATURES .....                               | 12        |
| 1.4      | PCI FEATURES .....                                       | 12        |
| <b>2</b> | <b>PIN DEFINITIONS.....</b>                              | <b>13</b> |
| 2.1      | SIGNAL TYPES.....  | 13        |
| 2.2      | PCI EXPRESS SIGNALS.....                                 | 13        |
| 2.3      | PCI SIGNALS .....  | 13        |
| 2.4      | MODE SELECT AND STRAPPING SIGNALS .....                  | 15        |
| 2.5      | JTAG BOUNDARY SCAN SIGNALS .....                         | 15        |
| 2.6      | MISCELLANEOUS SIGNALS .....                              | 15        |
| 2.7      | POWER AND GROUND PINS .....                              | 15        |
| 2.8      | PIN ASSIGNMENTS .....                                    | 17        |
| <b>3</b> | <b>MODE SELECTION AND PIN STRAPPING.....</b>             | <b>18</b> |
| 3.1      | FUNCTIONAL MODE SELECTION.....                           | 18        |
| 3.2      | PIN STRAPPING .....                                      | 18        |
| <b>4</b> | <b>TRANSPARENT AND FORWARD BRIDGING.....</b>             | <b>19</b> |
| 4.1      | TRANSPARENT MODE .....                                   | 19        |
| 4.2      | FORWARD BRIDGE.....                                      | 19        |
| <b>5</b> | <b>PCI EXPRESS FUNCTIONAL OVERVIEW.....</b>              | <b>21</b> |
| 5.1      | TLP STRUCTURE .....                                      | 21        |
| 5.2      | VIRTUAL ISOCHRONOUS OPERATION .....                      | 21        |
| <b>6</b> | <b>CONFIGURATION REGISTER ACCESS.....</b>                | <b>22</b> |
| 6.1      | CONFIGURATION REGISTER MAP .....                         | 22        |
| 6.2      | PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP .....       | 24        |
| 6.3      | PCI CONFIGURATION REGISTERS .....                        | 26        |
| 6.3.1    | <i>VENDOR ID – OFFSET 00h .....</i>                      | <i>26</i> |
| 6.3.2    | <i>DEVICE ID – OFFSET 00h.....</i>                       | <i>26</i> |
| 6.3.3    | <i>COMMAND REGISTER – OFFSET 04h.....</i>                | <i>26</i> |
| 6.3.4    | <i>PRIMARY STATUS REGISTER – OFFSET 04h.....</i>         | <i>27</i> |
| 6.3.5    | <i>REVISION ID REGISTER – OFFSET 08h .....</i>           | <i>28</i> |
| 6.3.6    | <i>CLASS CODE REGISTER – OFFSET 08h.....</i>             | <i>28</i> |
| 6.3.7    | <i>CACHE LINE SIZE REGISTER – OFFSET 0Ch.....</i>        | <i>28</i> |
| 6.3.8    | <i>PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch .....</i> | <i>28</i> |
| 6.3.9    | <i>HEADER TYPE REGISTER – OFFSET 0Ch.....</i>            | <i>28</i> |
| 6.3.10   | <i>RESERVED REGISTERS – OFFSET 10h TO 17h.....</i>       | <i>29</i> |
| 6.3.11   | <i>PRIMARY BUS NUMBER REGISTER – OFFSET 18h.....</i>     | <i>29</i> |

|        |  |    |
|--------|--|----|
| 6.3.12 | SECONDARY BUS NUMBER REGISTER – OFFSET 18h .....                 | 29 |
| 6.3.13 | SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h .....               | 29 |
| 6.3.14 | SECONDARY LATENCY TIME REGISTER – OFFSET 18h .....               | 29 |
| 6.3.15 | I/O BASE REGISTER – OFFSET 1Ch .....                             | 29 |
| 6.3.16 | I/O LIMIT REGISTER – OFFSET 1Ch .....                            | 29 |
| 6.3.17 | SECONDARY STATUS REGISTER – OFFSET 1Ch .....                     | 29 |
| 6.3.18 | MEMORY BASE REGISTER – OFFSET 20h .....                          | 30 |
| 6.3.19 | MEMORY LIMIT REGISTER – OFFSET 20h .....                         | 30 |
| 6.3.20 | PREFETCHABLE MEMORY BASE REGISTER – OFFSET 24h .....             | 31 |
| 6.3.21 | PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h .....            | 31 |
| 6.3.22 | PREFETCHABLE BASE UPPER 32-BIT REGISTER – OFFSET 28h .....       | 31 |
| 6.3.23 | PREFETCHABLE LIMIT UPPER 32-BIT REGISTER – OFFSET 2Ch .....      | 31 |
| 6.3.24 | I/O BASE UPPER 16-BIT REGISTER – OFFSET 30h .....                | 31 |
| 6.3.25 | I/O LIMIT UPPER 16-BIT REGISTER – OFFSET 30h .....               | 31 |
| 6.3.26 | CAPABILITY POINTER – OFFSET 34h .....                            | 31 |
| 6.3.27 | EXPANSION ROM BASE ADDRESS REGISTER – OFFSET 38h .....           | 32 |
| 6.3.28 | INTERRUPT LINE REGISTER – OFFSET 3Ch .....                       | 32 |
| 6.3.29 | INTERRUPT PIN REGISTER – OFFSET 3Ch .....                        | 32 |
| 6.3.30 | BRIDGE CONTROL REGISTER – OFFSET 3Ch .....                       | 32 |
| 6.3.31 | PCI DATA PREFETCHING CONTROL REGISTER – OFFSET 40h .....         | 33 |
| 6.3.32 | CHIP CONTROL 0 REGISTER – OFFSET 40h .....                       | 35 |
| 6.3.33 | RESERVED REGISTER – OFFSET 44h .....                             | 36 |
| 6.3.34 | ARBITER ENABLE REGISTER – OFFSET 48h .....                       | 36 |
| 6.3.35 | ARBITER MODE REGISTER – OFFSET 48h .....                         | 36 |
| 6.3.36 | ARBITER PRIORITY REGISTER – OFFSET 48h .....                     | 37 |
| 6.3.37 | RESERVED REGISTERS – OFFSET 4Ch .....                            | 37 |
| 6.3.38 | MEMORY READSMART BASE LOWER 32-Bit REGISTER 1 – OFFSET 50h ..... | 38 |
| 6.3.39 | MEMORY READSMART BASE UPPER 32-Bit REGISTER 1 – OFFSET 54h ..... | 38 |
| 6.3.40 | MEMORY READSMART RANGE CONTROL REGISTER 1 – OFFSET 58h .....     | 38 |
| 6.3.41 | MEMORY READSMART BASE LOWER 32-Bit REGISTER 2 – OFFSET 5Ch ..... | 38 |
| 6.3.42 | MEMORY READSMART BASE UPPER 32-Bit REGISTER 2 – OFFSET 60h ..... | 38 |
| 6.3.43 | MEMORY READSMART RANGE SIZE REGISTER 2 – OFFSET 64h .....        | 38 |
| 6.3.44 | UPSTREAM MEMORY READ/WRITE CONTROL REGISTER – OFFSET 68h .....   | 39 |
| 6.3.45 | PHY TRANSMIT/RECEIVE CONTROL REGISTER – OFFSET 6Ch .....         | 39 |
| 6.3.46 | EEPROM AUTOLOAD CONTROL/STATUS REGISTER – OFFSET 70h .....       | 40 |
| 6.3.47 | RESERVED REGISTER – OFFSET 74h .....                             | 42 |
| 6.3.48 | GPIO DATA AND CONTROL REGISTER – OFFSET 78h .....                | 42 |
| 6.3.49 | RESERVED REGISTER – OFFSET 7Ch .....                             | 42 |
| 6.3.50 | PCI-X CAPABILITY ID REGISTER – OFFSET 80h .....                  | 42 |
| 6.3.51 | NEXT CAPABILITY POINTER REGISTER – OFFSET 80h .....              | 42 |
| 6.3.52 | PCI-X SECONDARY STATUS REGISTER – OFFSET 80h .....               | 42 |
| 6.3.53 | PCI-X BRIDGE STATUS REGISTER – OFFSET 84h .....                  | 43 |
| 6.3.54 | UPSTREAM SPLIT TRANSACTION REGISTER – OFFSET 88h .....           | 44 |
| 6.3.55 | DOWNSTREAM SPLIT TRANSACTION REGISTER – OFFSET 8Ch .....         | 44 |
| 6.3.56 | POWER MANAGEMENT ID REGISTER – OFFSET 90h .....                  | 44 |
| 6.3.57 | NEXT CAPABILITY POINTER REGISTER – OFFSET 90h .....              | 44 |
| 6.3.58 | POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 90h .....          | 44 |
| 6.3.59 | POWER MANAGEMENT CONTROL AND STATUS REGISTER – OFFSET 94h .....  | 45 |
| 6.3.60 | PCI-TO-PCI SUPPORT EXTENSION REGISTER – OFFSET 94h .....         | 46 |
| 6.3.61 | SUBTRACTIVE DECODING PCI-TO-PCI BRIDGE ENABLE – OFFSET 98h ..... | 46 |
| 6.3.62 | RESERVED REGISTERS – OFFSET 9Ch .....                            | 46 |

|         |  |    |
|---------|--|----|
| 6.3.63  | CAPABILITY ID REGISTER – OFFSET A0h.....                               | 46 |
| 6.3.64  | NEXT POINTER REGISTER – OFFSET A0h.....                                | 46 |
| 6.3.65  | SLOT NUMBER REGISTER – OFFSET A0h.....                                 | 47 |
| 6.3.66  | CHASSIS NUMBER REGISTER – OFFSET A0h.....                              | 47 |
| 6.3.67  | SECONDARY CLOCK AND CLKRUN CONTROL REGISTER – OFFSET A4h.....          | 47 |
| 6.3.68  | XPIP CONFIGURATION REGISTER 3 – OFFSET A4h.....                        | 48 |
| 6.3.69  | CAPABILITY ID REGISTER – OFFSET A8h.....                               | 48 |
| 6.3.70  | NEXT POINTER REGISTER – OFFSET A8h.....                                | 48 |
| 6.3.71  | RESERVED REGISTER – OFFSET A8h.....                                    | 48 |
| 6.3.72  | SUBSYSTEM VENDOR ID REGISTER – OFFSET ACh.....                         | 48 |
| 6.3.73  | SUBSYSTEM ID REGISTER – OFFSET ACh.....                                | 49 |
| 6.3.74  | PCI EXPRESS CAPABILITY ID REGISTER – OFFSET B0h.....                   | 49 |
| 6.3.75  | NEXT CAPABILITY POINTER REGISTER – OFFSET B0h.....                     | 49 |
| 6.3.76  | PCI EXPRESS CAPABILITY REGISTER – OFFSET B0h.....                      | 49 |
| 6.3.77  | DEVICE CAPABILITY REGISTER – OFFSET B4h.....                           | 49 |
| 6.3.78  | DEVICE CONTROL REGISTER – OFFSET B8h.....                              | 50 |
| 6.3.79  | DEVICE STATUS REGISTER – OFFSET B8h.....                               | 51 |
| 6.3.80  | LINK CAPABILITY REGISTER – OFFSET BCh.....                             | 51 |
| 6.3.81  | LINK CONTROL REGISTER – OFFSET C0h.....                                | 52 |
| 6.3.82  | LINK STATUS REGISTER – OFFSET C0h.....                                 | 53 |
| 6.3.83  | RESERVED REGISTER – OFFSET C4 – C8h.....                               | 53 |
| 6.3.84  | XPIP CONFIGURATION REGISTER 0 – OFFSET CCh.....                        | 53 |
| 6.3.85  | XPIP CONFIGURATION REGISTER 1 – OFFSET D0h.....                        | 53 |
| 6.3.86  | XPIP CONFIGURATION REGISTER 2 – OFFSET D4h.....                        | 54 |
| 6.3.87  | CAPABILITY ID REGISTER – OFFSET D8h.....                               | 54 |
| 6.3.88  | NEXT POINTER REGISTER – OFFSET D8h.....                                | 54 |
| 6.3.89  | VPD REGISTER – OFFSET D8h.....   | 54 |
| 6.3.90  | VPD DATA REGISTER – OFFSET DCh.....                                    | 54 |
| 6.3.91  | EXTENDED CONFIGURATION ACCESS ADDRESS REGISTER – OFFSET E0h.....       | 55 |
| 6.3.92  | EXTENDED CONFIGURATION ACCESS DATA REGISTER – OFFSET E4h.....          | 55 |
| 6.3.93  | RESERVED REGISTERS – OFFSET E8h – ECh.....                             | 55 |
| 6.3.94  | MESSAGE SIGNED INTERRUPTS ID REGISTER – F0h.....                       | 55 |
| 6.3.95  | NEXT CAPABILITIES POINTER REGISTER – F0h.....                          | 55 |
| 6.3.96  | MESSAGE CONTROL REGISTER – OFFSET F0h.....                             | 55 |
| 6.3.97  | MESSAGE ADDRESS REGISTER – OFFSET F4h.....                             | 56 |
| 6.3.98  | MESSAGE UPPER ADDRESS REGISTER – OFFSET F8h.....                       | 56 |
| 6.3.99  | MESSAGE DATA REGISTER – OFFSET FCh.....                                | 56 |
| 6.3.100 | ADVANCE ERROR REPORTING CAPABILITY ID REGISTER – OFFSET 100h.....      | 56 |
| 6.3.101 | ADVANCE ERROR REPORTING CAPABILITY VERSION REGISTER – OFFSET 100h..... | 56 |
| 6.3.102 | NEXT CAPABILITY OFFSET REGISTER – OFFSET 100h.....                     | 56 |
| 6.3.103 | UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h.....                 | 56 |
| 6.3.104 | UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h.....                   | 57 |
| 6.3.105 | UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch.....               | 57 |
| 6.3.106 | CORRECTABLE ERROR STATUS REGISTER – OFFSET 110h.....                   | 58 |
| 6.3.107 | CORRECTABLE ERROR MASK REGISTER – OFFSET 114h.....                     | 58 |
| 6.3.108 | ADVANCED ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h.....    | 58 |
| 6.3.109 | HEADER LOG REGISTER 1 – OFFSET 11Ch.....                               | 58 |
| 6.3.110 | HEADER LOG REGISTER 2 – OFFSET 120h.....                               | 58 |
| 6.3.111 | HEADER LOG REGISTER 3 – OFFSET 124h.....                               | 59 |
| 6.3.112 | HEADER LOG REGISTER 4 – OFFSET 128h.....                               | 59 |
| 6.3.113 | SECONDARY UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 12Ch.....       | 59 |

|           |  |           |
|-----------|--|-----------|
| 6.3.114   | SECONDARY UNCORRECTABLE ERROR MASK REGISTER – OFFSET 130h.....     | 59        |
| 6.3.115   | SECONDARY UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 134h..... | 60        |
| 6.3.116   | SECONDARY ERROR CAPABILITY AND CONTROL REGISTER – OFFSET 138h..... | 61        |
| 6.3.117   | SECONDARY HEADER LOG REGISTER – OFFSET 13Ch – 148h.....            | 61        |
| 6.3.118   | RESERVED REGISTER – OFFSET 14Ch.....                               | 61        |
| 6.3.119   | VC CAPABILITY ID REGISTER – OFFSET 150h.....                       | 61        |
| 6.3.120   | VC CAPABILITY VERSION REGISTER – OFFSET 150h.....                  | 61        |
| 6.3.121   | NEXT CAPABILITY OFFSET REGISTER – OFFSET 150h.....                 | 61        |
| 6.3.122   | PORT VC CAPABILITY REGISTER 1 – OFFSET 154h.....                   | 61        |
| 6.3.123   | PORT VC CAPABILITY REGISTER 2 – OFFSET 158h.....                   | 62        |
| 6.3.124   | PORT VC CONTROL REGISTER – OFFSET 15Ch.....                        | 62        |
| 6.3.125   | PORT VC STATUS REGISTER – OFFSET 15Ch.....                         | 62        |
| 6.3.126   | VC0 RESOURCE CAPABILITY REGISTER – OFFSET 160h.....                | 62        |
| 6.3.127   | VC0 RESOURCE CONTROL REGISTER – OFFSET 164h.....                   | 62        |
| 6.3.128   | VC0 RESOURCE STATUS REGISTER – OFFSET 168h.....                    | 62        |
| 6.3.129   | RESERVED REGISTERS – OFFSET 16Ch – 2FCh.....                       | 63        |
| 6.3.130   | EXTENDED GPIO DATA AND CONTROL REGISTER – OFFSET 300h.....         | 63        |
| 6.3.131   | EXTENDED GPI/GPO DATA AND CONTROL REGISTER – OFFSET 304h.....      | 63        |
| 6.3.132   | RESERVED REGISTERS – OFFSET 308h – 30Ch.....                       | 63        |
| 6.3.133   | REPLAY AND ACKNOWLEDGE LATENCY TIMERS – OFFSET 310h.....           | 63        |
| 6.3.134   | RESERVED REGISTERS – OFFSET 314h – FFCh.....                       | 63        |
| <b>7</b>  | <b>GPIO PINS AND SM BUS ADDRESS.....</b>                           | <b>64</b> |
| <b>8</b>  | <b>CLOCK SCHEME.....</b>   | <b>65</b> |
| <b>9</b>  | <b>INTERRUPTS.....</b>   | <b>69</b> |
| <b>10</b> | <b>EEPROM (I2C) INTERFACE AND SYSTEM MANAGEMENT BUS.....</b>       | <b>70</b> |
| 10.1      | EEPROM (I2C) INTERFACE.....  | 70        |
| 10.2      | SYSTEM MANAGEMENT BUS.....   | 70        |
| 10.3      | EEPROM AUTOLOAD CONFIGURATION.....                                 | 70        |
| <b>11</b> | <b>RESET SCHEME.....</b>   | <b>72</b> |
| <b>12</b> | <b>IEEE 1149.1 COMPATIBLE JTAG CONTROLLER.....</b>                 | <b>73</b> |
| 12.1      | INSTRUCTION REGISTER.....  | 73        |
| 12.2      | BYPASS REGISTER.....   | 73        |
| 12.3      | DEVICE ID REGISTER.....  | 73        |
| 12.4      | BOUNDARY SCAN REGISTER.....  | 74        |
| 12.5      | JTAG BOUNDARY SCAN REGISTER ORDER.....                             | 74        |
| <b>13</b> | <b>POWER MANAGEMENT.....</b>                                       | <b>75</b> |
| <b>14</b> | <b>ELECTRICAL AND TIMING SPECIFICATIONS.....</b>                   | <b>76</b> |
| 14.1      | ABSOLUTE MAXIMUM RATINGS.....                                      | 76        |
| 14.2      | DC SPECIFICATIONS.....   | 76        |
| 14.3      | AC SPECIFICATIONS.....   | 77        |
| <b>15</b> | <b>PACKAGE INFORMATION.....</b>                                    | <b>78</b> |



---

**16 ORDERING INFORMATION ..... 79**

## TABLE OF FIGURES

|  |    |
|--|----|
| <b>FIGURE 1-1 PI7C9X113SL TOPOLOGY</b> .....   | 11 |
| FIGURE 4-1 FORWARD BRIDGE MODE .....   | 20 |
| FIGURE 8-1 TOPOLOGY OF INTERNAL CLOCK GENERATOR AND INTERNAL CLOCK BUFFERING – INTERNAL<br>FEEDBACK MODE ..... | 66 |
| FIGURE 8-2 TOPOLOGY OF INTERNAL CLOCK GENERATOR AND INTERNAL CLOCK BUFFERING – EXTERNAL<br>FEEDBACK MODE ..... | 66 |
| FIGURE 8-3 TOPOLOGY OF EXTERNAL CLOCK GENERATOR AND INTERNAL CLOCK BUFFERING – INTERNAL<br>FEEDBACK MODE ..... | 67 |
| FIGURE 8-4 TOPOLOGY OF EXTERNAL CLOCK GENERATOR AND INTERNAL CLOCK BUFFERING – EXTERNAL<br>FEEDBACK MODE ..... | 67 |
| FIGURE 8-5 TOPOLOGY OF EXTERNAL CLOCK GENERATOR AND EXTERNAL CLOCK BUFFERING .....                             | 68 |
| FIGURE 14-1 PCI SIGNAL TIMING CONDITIONS.....  | 77 |
| FIGURE 15-1 PACKAGE OUTLINE DRAWING .....  | 78 |

## LIST OF TABLES


|  |    |
|--|----|
| TABLE 2-1 PIN ASSIGNMENTS.....   | 17 |
| TABLE 3-1 MODE SELECTION .....   | 18 |
| TABLE 3-2 PIN STRAPPING FOR CLOCK POWER MANAGEMENT .....                               | 18 |
| TABLE 5-1 TLP FORMAT .....   | 21 |
| TABLE 6-1 CONFIGURATION REGISTER MAP (00H – FFH) .....                                 | 22 |
| TABLE 6-2 PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP (100H – FFFH) .....             | 25 |
| TABLE 7-1 SM BUS DEVICE ID STRAPPING.....  | 64 |
| TABLE 8-1 FREQUENCY OF PCI CLKOUT WITH INTERNAL CLOCK SOURCE:.....                     | 65 |
| TABLE 9-1 PCI INTERRUPT TO PCIe INTERRUPT MESSAGE MAPPING IN FORWARD BRIDGE MODE ..... | 69 |
| TABLE 12-1 INSTRUCTION REGISTER CODES .....  | 73 |
| TABLE 12-2 JTAG DEVICE ID REGISTER.....  | 73 |
| TABLE 14-1 ABSOLUTE MAXIMUM RATINGS .....  | 76 |
| TABLE 14-2 DC ELECTRICAL CHARACTERISTICS .....   | 76 |
| TABLE 14-3 PCI BUS TIMING PARAMETERS.....  | 77 |

*This page intentionally left blank.*

## 1 INTRODUCTION

PI7C9X113SL is a PCIe-to-PCI/PCI-X bridge. PI7C9X113SL is compliant with the *PCI Express Base Specification*, Revision 1.1, the *PCI Express Card Electromechanical Specification*, Revision 1.1, the *PCI Local Bus Specification*, Revision 3.0 and *PCI Express to PCI/PCI-X Bridge Specification*, Revision 1.0. PI7C9X113SL supports transparent mode operation and forward bridging. PI7C9X113SL has an x1 PCI Express upstream port and a 32-bit PCI downstream port. The 32-bit PCI downstream port is 66MHz capable (see **Figure 1-1**). PI7C9X113SL configuration registers are backward compatible with existing PCI bridge software and firmware. No modification of PCI bridge software and firmware is needed for the original operation.

**Figure 1-1 PI7C9X113SL Topology**



### 1.1 INDUSTRY SPECIFICATION COMPLIANCE

- Compliant with PCI Express Base Specification, Revision 1.1
- Compliant with PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- Compliant with PCI Express Card Electromechanical Specification, Revision 1.0a
- Compliant with PCI-to-PCI Bridge Architecture Specification, Revision 1.2
- Compliant with PCI Local Bus Specification, Revision 3.0
- Compliant with PCI SHPC and Subsystem Specification, Revision 1.0
- Compliant with PCI Mobile Design Guide, Version 1.1
- Compliant with PCI Bus PM Interface Specification, Revision 1.2
- Compliant with System Management (SM) Bus, Version 2.0
- Compliant with Advanced Configuration and Power Interface Specification (ACPI), Revision 2.0b

## 1.2 GENERAL FEATURES

- Forward bridging (PCI Express as primary bus, PCI as secondary bus)
- x1 PCI Express interface (2.5Gb/s data rate)
- 32-bit PCI interface capable of 66MHz
- GPIO support (4 bi-directional pins). When external arbiter is used, 3 additional GPI (input) and GPO (output) pins
- Power Management (including ACPI, PCI\_PM, CLKRUN\_L and CLKREQ\_L,)
- Transparent mode support
- Subtractive Decoding PCI-to-PCI bridge to support legacy device
- Masquerade support (user-defined vendor, device, revision, subsystem device, and subsystem vendor ID)
- EEPROM (I2C) Interface
- SM Bus Interface
- 10k byte buffer: 2K byte buffer for downstream memory read, 4K bytes for upstream memory read, and 2K byte buffer for memory write in both directions
- Auxiliary powers (VAUX, VDDAUX, VDDCAUX) support
- Power consumption less than 350 mW in typical condition
- Extended commercial temperature range (0C to 85C)

## 1.3 PCI EXPRESS FEATURES

- Physical Layer interface (x1 link with 2.5Gb/s data rate)
- Virtual Isochronous support (upstream TC1-7 generation, downstream TC1-7 mapping)
- CRC (16-bit), LCRC (32-bit)
- ECRC and advanced error reporting
- Lane polarity toggle
- ASPM support
- WAKE\_L support
- Maximum payload size to 512 bytes
- CLKREQ\_L support to disable Refclk at L1 and L2 state

## 1.4 PCI FEATURES

- Provides two level arbitration support for four PCI Bus masters
- 3.3V PCI signaling with 5V I/O tolerance
- PME\_L support
- LOCK support
- 16-bit address decode for VGA
- Subsystem Vendor and Subsystem Device IDs support
- PCI INT interrupt or MSI Function support
- Adaptive fragmentation support for memory write
- Internal clock generator for PCI bus
- CLKRUN\_L support to stop the PCI clock

## 2 PIN DEFINITIONS

### 2.1 SIGNAL TYPES

| TYPE OF SIGNAL - DESCRIPTIONS |  |
|-------------------------------|--|
| <b>B</b>                      | <b>Bi-directional</b>                        |
| <b>I</b>                      | <b>Input</b>                                 |
| <b>IU</b>                     | <b>Input with pull-up</b>                    |
| <b>ID</b>                     | <b>Input with pull-down</b>                  |
| <b>IOD</b>                    | <b>Bi-directional with open drain output</b> |
| <b>OD</b>                     | <b>Open drain output</b>                     |
| <b>O</b>                      | <b>Output</b>                                |
| <b>P</b>                      | <b>Power</b>                                 |
| <b>G</b>                      | <b>Ground</b>                                |

“\_L” in signal name indicates Active LOW signal

### 2.2 PCI EXPRESS SIGNALS

| NAME               | PIN ASSIGNMENT | TYPE | DESCRIPTION   |
|--------------------|----------------|------|---|
| REFCLKP<br>REFCLKN | 13, 12         | I    | <b>Reference Clock Inputs:</b> Connect to external 100MHz differential clock.   |
| RP<br>RN           | 21, 20         | I    | <b>PCI Express Data Inputs:</b> Differential data receiver input signals  |
| TP<br>TN           | 17, 16         | O    | <b>PCI Express Data Outputs:</b> Differential data transmitter output signals   |
| PERST_L            | 29             | I    | <b>PCI Express Fundamental Reset (Active LOW):</b> PI7C9X113SL The device uses this signal reset to initialize the internal state machines. |

### 2.3 PCI SIGNALS

| NAME       | PIN ASSIGNMENT   | TYPE | DESCRIPTION   |
|------------|--|------|---|
| AD [31:0]  | 125, 126, 124, 121,<br>122, 120, 119, 117,<br>113, 111, 110, 109,<br>108, 106, 103, 104,<br>90, 88, 86, 85, 83, 80,<br>79, 78, 75, 74, 71, 70,<br>68, 69, 67, 64 | B    | <b>Address / Data:</b> Multiplexed address and data bus. Address phase is aligned with first clock of FRAME_L assertion. Data phase is aligned with IRDY_L or TRDY_L assertion. Data is transferred on rising edges of CLKOUT[0] when both IRDY_L and TRDY_L are asserted. During bus idle (both FRAME_L and IRDY_L are de-asserted), PI7C9X113SL drives AD to a valid logic level when arbiter is parking to PI7C9X113SL on PCI bus.   |
| CBE_L[3:0] | 116, 99, 89, 76  | B    | <b>Command / Byte Enables (Active LOW):</b> Multiplexed command at address phase and byte enable at data phase. During address phase, the initiator drives commands on CBE [3:0] signals to start the transaction. If the command is a write transaction, the initiator will drive the byte enables during data phase. Otherwise, the target will drive the byte enables during data phase. During bus idle, PI7C9X113SL drives CBE [3:0] signals to a valid logic level when arbiter is parking to PI7C9X113SL on PCI bus.   |
| PAR        | 94   | B    | <b>Parity Bit:</b> Parity bit is an even parity (i.e. even number of 1's), which generates based on the values of AD [31:0], CBE [3:0]. If PI7C9X113SL is an initiator with a write transaction, PI7C9X113SL will tri-state PAR. If PI7C9X113SL is a target and a write transaction, PI7C9X113SL will drive PAR one clock after the address or data phase. If PI7C9X113SL is a target and a read transaction, PI7C9X113SL will drive PAR one clock after the address phase and tri-state PAR during data phases. PAR is tri-stated one cycle after the AD lines are tri-stated. During bus idle, PI7C9X113SL drives PAR to a valid logic level when arbiter is parking to PI7C9X113SL on PCI bus. |
| FRAME_L    | 63   | B    | <b>FRAME (Active LOW):</b> Driven by the initiator of a transaction to indicate the beginning and duration an access. The de-assertion of FRAME_L indicates the final data phase signaled by the initiator in burst transfers. Before being tri-stated, it is driven to a de-asserted state for one cycle.  |

| NAME                                 | PIN ASSIGNMENT          | TYPE | DESCRIPTION   |
|--------------------------------------|-------------------------|------|---|
| IRDY_L                               | 97                      | B    | <b>IRDY (Active LOW):</b> Driven by the initiator of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not de-asserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.  |
| TRDY_L                               | 100                     | B    | <b>TRDY (Active LOW):</b> Driven by the target of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not de-asserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.   |
| DEVSEL_L                             | 98                      | B    | <b>Device Select (Active LOW):</b> Asserted by the target indicating that the device is accepting the transaction. As a master, PI7C9X113SL waits for the assertion of this signal within 5 cycles of FRAME_L assertion; otherwise, terminate with master abort. Before tri-stated, it is driven to a de-asserted state for one cycle.  |
| STOP_L                               | 96                      | B    | <b>STOP (Active LOW):</b> Asserted by the target indicating that the target is requesting the initiator to stop the current transaction. Before tri-stated, it is driven to a de-asserted state for one cycle.  |
| LOCK_L                               | 93                      | B    | <b>LOCK (Active LOW):</b> Asserted by the initiator for multiple transactions to complete. PI7C9X113SL does not support any upstream LOCK transaction.  |
| PERR_L                               | 92                      | B    | <b>Parity Error (Active LOW):</b> Asserted when a data parity error is detected for data received on the PCI bus interface. Before being tri-stated, it is driven to a de-asserted state for one cycle.   |
| SERR_L                               | 61                      | IOD  | <p><b>System Error (Active LOW):</b> Can be driven LOW by any device to indicate a system error condition. If SERR control is enabled, PI7C9X113SL will drive this pin on:</p> <ul style="list-style-type: none"> <li>▪ Address parity error</li> <li>▪ Posted write data parity error on target bus</li> <li>▪ Master abort during posted write transaction</li> <li>▪ Target abort during posted write transaction</li> <li>▪ Posted write transaction discarded</li> <li>▪ Delayed write request discarded</li> <li>▪ Delayed read request discarded</li> <li>▪ Delayed transaction master timeout</li> <li>▪ Errors reported from PCI Express port (advanced error reporting) in transparent mode.</li> </ul> <p>This signal is an open drain buffer that requires an external pull-up resistor for proper operation.</p> |
| REQ_L [3:0]                          | 33, 34, 32, 31          | I    | <p><b>Request (Active LOW):</b> REQ_L's are asserted by bus master devices to request for transactions on the PCI bus. The master devices de-assert REQ_Ls for at least 2 PCI clock cycles before asserting them again. If external arbiter is selected, REQ_L [0] will be the bus grant input to PI7C9X113SL. Also, REQ_L [3:1] will become the GPI [2:0].</p> <p>When powered up, if both REQ_L[2] and REQ_L[3] and pulled low (Active LOW) and stay low in normal operation, the PI7C9X113SL will change the function of CLKOUT[3] to CLKRUN_L and CLKOUT[2] to CLKREQ_L, respectively.</p>  |
| GNT_L [3:0]                          | 41, 39, 40, 37          | O    | <b>Grant (Active LOW):</b> PI7C9X113SL asserts GNT_Ls to release PCI bus control to bus master devices. During idle and all GNT_Ls are de-asserted and arbiter is parking to PI7C9X113SL, PI7C9X113SL will drive AD, CBE, and PAR to valid logic levels. If external arbiter is selected, GNT_L [0] will be the bus request from PI7C9X113SL to external arbiter. Also, GNT_L [3:1] will become the GPO [2:0].  |
| CLKOUT [3:0]                         | 49, 54, 56, 59          | B    | <b>PCI Clock Outputs:</b> PCI clock outputs are derived from the CLKIN and provide clocking signals to external PCI Devices. In external feedback mode, CLKOUT[0] becomes an input for feedback clock and CLKOUT[1:3] remain as clock outputs to provide clock signals to external PCI Devices. Please see Chapter 8 for further information.   |
| M66EN                                | 102                     | I    | <b>66MHz Enable:</b> This input is used to specify if Bridge is capable of running at 66MHz. For 66MHz operation on the PCI bus, this signal should be pulled "HIGH". For 33MHz operation on the PCI bus, this signal should be pulled LOW.   |
| RESET_L                              | 46                      | O    | <b>RESET_L (Active LOW):</b> When RESET_L active, all PCI signals should be asynchronously tri-stated.  |
| INTA_L<br>INTB_L<br>INTC_L<br>INTD_L | 36,<br>43,<br>57,<br>60 | I    | <b>Interrupt:</b> Signals are asserted to request an interrupt. After asserted, it can be cleared by the device driver. INTA_L, INTB_L, INTC_L, INTD_L signals are inputs and asynchronous to the clock in the forward mode.  |

| NAME  | PIN ASSIGNMENT | TYPE | DESCRIPTION  |
|-------|----------------|------|--|
| CLKIN | 44             | I    | <b>PCI Clock Input:</b> PCI Clock Input Signal connects to an external clock source. The PCI Clock Outputs CLKOUT [3:0] pins are derived from CLKIN Input. |

## 2.4 MODE SELECT AND STRAPPING SIGNALS

| NAME | PIN ASSIGNMENT | TYPE | DESCRIPTION   |
|------|----------------|------|---|
| TM0  | 128            | ID   | <b>Mode Select 0:</b> Mode Selection Pin to select EEPROM or SM Bus. TM0=0 for EEPROM (I2C) support and TM0=1 for SM Bus support. TM0 is a strapping pin. See Table 3-1 mode selection and Table 3-2 for strapping control. |
| TM1  | 23             | ID   | <b>Mode Select 1:</b> Mode Selection Pin for normal operation. Set TM1=0 for normal operation. TM1=1 is reserved. TM1 is a strapping pin. See Table 3-1 mode selection and Table 3-2 for strapping control.                 |

## 2.5 JTAG BOUNDARY SCAN SIGNALS

| NAME | PIN ASSIGNMENT | TYPE | DESCRIPTION  |
|------|----------------|------|--|
| TCK  | 26             | IU   | <b>Test Clock:</b> TCK is the test clock to synchronize the state information and data on the PCI bus side of PI7C9X113SL during boundary scan operation.  |
| TMS  | 24             | IU   | <b>Test Mode Select:</b> TMS controls the state of the Test Access Port (TAP) controller.  |
| TDO  | 27             | O    | <b>Test Data Output:</b> TDO is the test data output and connects to the end of the JTAG scan chain.   |
| TDI  | 28             | IU   | <b>Test Data Input:</b> TDI is the test data input and connects to the beginning of the JTAG scan chain. It allows the test instructions and data to be serially shifted into the PCI side of PI7C9X113SL. |

## 2.6 MISCELLANEOUS SIGNALS

| NAME          | PIN ASSIGNMENT | TYPE  | DESCRIPTION  |
|---------------|----------------|-------|--|
| GPIO [3:0]    | 47, 48, 51, 52 | B     | <b>General Purpose I/O Data Pins:</b> The 4 general-purpose signals are programmable as either input-only or bi-directional signals by writing the GPIO output enable control register in the configuration space.                               |
| SMBCLK / SCL  | 3              | B     | <b>SMBUS / EEPROM Clock Pin:</b> When EEPROM (I2C) interface is selected (TM0=0), this pin is an output of SCL clock and connected to EEPROM clock input. When SMBUS interface is selected (TM0=1), this pin is an input for the clock of SMBUS. |
| SMBDATA / SDA | 5              | B/IOD | <b>SMBUS / EEPROM Data Pin:</b> Data Interface Pin to EEPROM or SMBUS. When EEPROM (I2C) interface is selected (TM0=0), this pin is a bi-directional signal. When SMBUS interface is selected (TM0=1), this pin is an open drain signal.         |
| PME_L         | 1              | I     | <b>Power Management Event Pin:</b> Power Management Event Signal is asserted to request a change in the device or link power state.  |
| WAKE_L        | 4              | O     | <b>Wakeup Signal (Active LOW):</b> This signal is asserted when PME_L pin is asserted and the link is in the L2 state  |
| REXTP, REXTN  | 8, 9           | I     | <b>External Precision Resistor:</b> Connect an external resistor (1.43K Ohm +/- 1%) to provide a reference to both the bias currents and impedance calibration circuitry.  |
| NC            | 22             | -     | <b>Not Connected</b>   |

## 2.7 POWER AND GROUND PINS

| NAME    | PIN ASSIGNMENT                                | TYPE | DESCRIPTION   |
|---------|---|------|---|
| VDDA    | 15, 18  | P    | <b>Analog Voltage Supply for PCI Express Interface:</b> Connect to the 1.1V Power Supply. |
| VDDA33  | 10  |      | <b>High Voltage Supply for PCI Express Interface:</b> Connect to the 3.3V Power Supply.   |
| VDDC    | 30, 35, 45, 53, 62, 73, 81, 95, 105, 114, 127 | P    | <b>Core Supply Voltage:</b> Connect to the 1.1V Power Supply.                             |
| VDDCAUX | 7   | P    | <b>Auxiliary Core Supply Voltage:</b> Connect to the 1.0V Power Supply.                   |



---

| NAME | PIN ASSIGNMENT  | TYPE | DESCRIPTION  |
|------|---|------|--|
| VD33 | 25, 38, 50, 55, 58, 66<br>72, 77, 82, 87, 91,<br>101, 107, 112,<br>118, 123 | P    | <b>I/O Supply Voltage for PCI Interface:</b> Connect to the 3.3V Power Supply for PCI I/O Buffers. |
| VAUX | 2   | P    | <b>Auxiliary I/O Supply Voltage for PCI interface:</b> Connect to the 3.3V Power Supply.           |
| VSS  | 6, 11, 14, 19, 42, 65,<br>84, 115   | P    | <b>Ground:</b> Connect to Ground.  |

## 2.8 PIN ASSIGNMENTS

**Table 2-1 Pin Assignments**

| PIN | NAME         | PIN | NAME      | PIN | NAME   | PIN | NAME     |
|-----|--------------|-----|-----------|-----|--------|-----|----------|
| 1   | PME_L        | 33  | REQ_L[3]  | 65  | VSS    | 97  | IRDY_L   |
| 2   | VAUX         | 34  | REQ_L[2]  | 66  | VD33   | 98  | DEVSEL_L |
| 3   | SMBCLK / SCL | 35  | VDDC      | 67  | AD[1]  | 99  | CBE[2]   |
| 4   | WAKE_L       | 36  | INTA_L    | 68  | AD[3]  | 100 | TRDY_L   |
| 5   | SMBDAT / SDA | 37  | GNT_L[0]  | 69  | AD[2]  | 101 | VD33     |
| 6   | VSS          | 38  | VD33      | 70  | AD[4]  | 102 | M66EN    |
| 7   | VDDCAUX      | 39  | GNT_L[2]  | 71  | AD[5]  | 103 | AD[17]   |
| 8   | REXTP        | 40  | GNT_L[1]  | 72  | VD33   | 104 | AD[16]   |
| 9   | REXTN        | 41  | GNT_L[3]  | 73  | VDDC   | 105 | VDDC     |
| 10  | VDDA33       | 42  | VSS       | 74  | AD[6]  | 106 | AD[18]   |
| 11  | VSS          | 43  | INTB_L    | 75  | AD[7]  | 107 | VD33     |
| 12  | REFCLKN      | 44  | CLKIN     | 76  | CBE[0] | 108 | AD[19]   |
| 13  | REFCLKP      | 45  | VDDC      | 77  | VD33   | 109 | AD[20]   |
| 14  | VSS          | 46  | RESET_L   | 78  | AD[8]  | 110 | AD[21]   |
| 15  | VDDA         | 47  | GPIO[3]   | 79  | AD[9]  | 111 | AD[22]   |
| 16  | TN           | 48  | GPIO[2]   | 80  | AD[10] | 112 | VD33     |
| 17  | TP           | 49  | CLKOUT[3] | 81  | VDDC   | 113 | AD[23]   |
| 18  | VDDA         | 50  | VD33      | 82  | VD33   | 114 | VDDC     |
| 19  | VSS          | 51  | GPIO[1]   | 83  | AD[11] | 115 | VSS      |
| 20  | RN           | 52  | GPIO[0]   | 84  | VSS    | 116 | CBE[3]   |
| 21  | RP           | 53  | VDDC      | 85  | AD[12] | 117 | AD[24]   |
| 22  | NC           | 54  | CLKOUT[2] | 86  | AD[13] | 118 | VD33     |
| 23  | TM1          | 55  | VD33      | 87  | VD33   | 119 | AD[25]   |
| 24  | TMS          | 56  | CLKOUT[1] | 88  | AD[14] | 120 | AD[26]   |
| 25  | VD33         | 57  | INTC_L    | 89  | CBE[1] | 121 | AD[28]   |
| 26  | TCK          | 58  | VD33      | 90  | AD[15] | 122 | AD[27]   |
| 27  | TDO          | 59  | CLKOUT[0] | 91  | VD33   | 123 | VD33     |
| 28  | TDI          | 60  | INTD_L    | 92  | PERR_L | 124 | AD[29]   |
| 29  | PERST_L      | 61  | SERR_L    | 93  | LOCK_L | 125 | AD[31]   |
| 30  | VDDC         | 62  | VDDC      | 94  | PAR    | 126 | AD[30]   |
| 31  | REQ_L[0]     | 63  | FRAME_L   | 95  | VDDC   | 127 | VDDC     |
| 32  | REQ_L[1]     | 64  | AD[0]     | 96  | STOP_L | 128 | TM0      |

### 3 MODE SELECTION AND PIN STRAPPING

#### 3.1 FUNCTIONAL MODE SELECTION

PI7C9X113SL uses TM1 and TM0 pins to select different modes of operations. These input signals are required to be stable during normal operation. One of the four combinations of normal operation can be selected by setting the logic values for the three mode select pins. For example, if the logic values are low for both two (TM1 and TM0) pins, the normal operation will have EEPROM (I2C) support with internal arbiter. The designated operation with respect to the values of the TM1 and TM0 pins are defined on Table 3-1:

**Table 3-1 Mode Selection**

| TM1 Strapped | TM0 Strapped | Functional Mode      |
|--------------|--------------|----------------------|
| 0            | 0            | EEPROM (I2C) support |
| 0            | 1            | SM Bus support       |

#### 3.2 PIN STRAPPING

If TM1 is strapped to low, PI7C9X113SL uses REQ\_L[3:2] as the strapping pins at the PCIe PERST\_L de-assertion to enable Clock Power Management feature.

**Table 3-2 Pin Strapping for Clock Power Management**

| TM1 Strapped | REQ_L[3:2] Strapped | Test Functions   |
|--------------|---------------------|--|
| 0            | 2'b0                | Clock Power Management is enabled, only two PCI devices supported.<br>CLKOUT[2] is used as CLKREQ_L<br>CLKOUT[3] is used as CLKRUN_L |

## 4 TRANSPARENT AND FORWARD BRIDGING

### 4.1 TRANSPARENT MODE

In transparent bridge mode, base class code of PI7C9X113SL is set to be 06h (bridge device). The sub-class code is set to be 04h (PCI-to-PCI bridge). Programming interface is set to either 00h or 01h. If this interface is set to 00h, subtractive decoding is not supported. If it is set to 01h, legacy support is enabled and subtractive decoding is supported.

When Subtractive Decoding PCI-to-PCI bridge is enabled by setting the legacy bit (bit 0 of offset 98h), all cycles (Memory/IO) are forwarded to downstream PCI devices. However, the Type-1 configuration cycle still should be checked for the bus number in order to be forwarded to PCI bus. The PCI-X/PCIe capability is not included in the Capability List and all PCI-X/PCIe capability registers and Extended Configuration registers are treated as reserved registers. As a result, all Write accesses are completed normally but data is discarded, and all Read accesses are returned with data value of 0.

When PCI bus Subtractive Decoding Enable bit (bit 1 of 98h) is set, the device performs subtractive decode at PCI bus when the cycle is outside the range (negative decoding is used).


PI7C9X113SL has type-1 configuration header. These configuration registers are the same as traditional transparent PCI-to-PCI Bridge. In fact, it is backward compatible to the software that supporting traditional transparent PCI-to-PCI bridges. Configuration registers can be accessed from several different ways. For PCI Express access, PCI Express configuration transaction is in forward bridge mode. For I2C access, I2C bus protocol is used with EEPROM selected (TM0=0). For SM bus access, SM bus protocol is used with SM bus selected (TM0=1).

### 4.2 FORWARD BRIDGE

PI7C9X113SL supports forward mode of bridging. In forward bridging mode, its PCI Express interface is connected to a root complex and its PCI bus interface is connected to PCI devices.

PCI based systems and peripherals are ubiquitous in the I/O interconnect technology market today. It will be a tremendous effort to convert existing PCI based products to be used in PCI Express systems. PI7C9X113SL provides a solution to bridge existing PCI based products to the latest PCI Express technology.

Figure 4-1 Forward Bridge Mode



## 5 PCI EXPRESS FUNCTIONAL OVERVIEW

### 5.1 TLP STRUCTURE

PCI Express TLP (Transaction Layer Packet) Structure is comprised of format, type, traffic class, attributes, TLP digest, TLP poison, and length of data payload.

There are four TLP formats defined in PI7C9X113SL based on the states of FMT [1] and FMT [0] as shown on Table 5-1 .

**Table 5-1 TLP Format**

| FMT [1] | FMT [0] | TLP Format                  |
|---------|---------|-----------------------------|
| 0       | 0       | 3 double word, without data |
| 0       | 1       | 4 double word, without data |
| 1       | 0       | 3 double word, with data    |
| 1       | 1       | 4 double word, with data    |

Data payload of PI7C9X113SL can range from 4 (1DW) to 512 (128DW) bytes. PI7C9X113SL supports three TLP routing mechanisms. They are comprised of Address, ID, and Implicit routings. Address routing is being used for Memory and IO requests. ID based (bus, device, function numbers) routing is being used for configuration requests. Implicit routing is being used for message routing. There are two message groups (baseline and advanced switching). The baseline message group contains INTx interrupt signaling, power management, error signaling, locked transaction support, slot power limit support, vendor defined messages, hot-plug signaling. The other is advanced switching support message group. The advanced switching support message contains data packet and signal packet messages. Advanced switching is beyond the scope of PI7C9X113SL implementation.

The r [2:0] values of the "type" field will determine the destination of the message to be routed. All baseline messages must use the default traffic class zero (TC0).

### 5.2 VIRTUAL ISOCHRONOUS OPERATION

This section provides a summary of Virtual Isochronous Operation supported by PI7C9X113SL. Virtual Isochronous support is disabled by default. Virtual Isochronous feature can be turned on with setting bit [26] of offset 40h to one. Control bits are designated for selecting which traffic class (TC1-7) to be used for upstream (PCI-to-PCI Express). PI7C9X113SL accepts only TC0 packets of configuration, IO, and message packets for downstream (PCI Express-to-PCI). If configuration, IO and message packets have traffic class other than TC0, PI7C9X113SL will treat them as malformed packets. PI7C9X113SL maps all downstream memory packets from PCI Express to PCI transactions regardless the virtual Isochronous operation is enabled or not.

## 6 CONFIGURATION REGISTER ACCESS

PI7C9X113SL supports Type-0 and Type-1 configuration space headers and Capability ID of 01h (PCI power management) to 10h (PCI Express capability structure).

PI7C9X113SL supports PCI Express capabilities register structure with capability version set to 1h (bit [3:0] of offset 02h).

### 6.1 CONFIGURATION REGISTER MAP

PI7C9X113SL supports capability pointer with PCI power management (ID=01h), PCI bridge sub-system vendor ID (ID=0Dh), PCI Express (ID=10h), and message signaled interrupt (ID=05h).

**Table 6-1 Configuration Register Map (00h – FFh)**

| Primary Bus Configuration Access or Secondary Bus Configuration Access | PCI Configuration Register Name (type1)         | EEPROM (I2C) Access | SM Bus Access |
|--|---|---------------------|---------------|
| 01h - 00h  | Vendor ID                                       | Yes1                | Yes2          |
| 03h - 02h  | Device ID                                       | Yes1                | Yes2          |
| 05h - 04h  | Command Register                                | Yes                 | Yes           |
| 07h - 06h  | Primary Status Register                         | Yes                 | Yes           |
| 0Bh - 08h  | Class Code and Revision ID                      | Yes1                | Yes2          |
| 0Ch  | Cacheline Size Register                         | Yes                 | Yes           |
| 0Dh  | Primary Latency Timer                           | Yes                 | Yes           |
| 0Eh  | Header Type Register                            | Yes                 | Yes           |
| 0Fh  | Reserved  | -                   | -             |
| 17h - 10h  | Reserved  | -                   | -             |
| 18h  | Primary Bus Number Register                     | Yes                 | Yes           |
| 19h  | Secondary Bus Number Register                   | Yes                 | Yes           |
| 1Ah  | Subordinate Bus Number Register                 | Yes                 | Yes           |
| 1Bh  | Secondary Latency Timer                         | Yes                 | Yes           |
| 1Ch  | I/O Base Register                               | Yes                 | Yes           |
| 1Dh  | I/O Limit Register                              | Yes                 | Yes           |
| 1Fh - 1Eh  | Secondary Status Register                       | Yes                 | Yes           |
| 21h - 20h  | Memory Base Register                            | Yes                 | Yes           |
| 23h - 22h  | Memory Limit Register                           | Yes                 | Yes           |
| 25h - 24h  | Prefetchable Memory Base Register               | Yes                 | Yes           |
| 27h - 26h  | Prefetchable Memory Limit Register              | Yes                 | Yes           |
| 2Bh - 28h  | Prefetchable Memory Base Upper 32-bit Register  | Yes                 | Yes           |
| 2Dh - 2Ch  | Prefetchable Memory Limit Upper 32-bit Register | Yes                 | Yes           |

| Primary Bus Configuration Access or Secondary Bus Configuration Access | PCI Configuration Register Name (type1)              | EEPROM (I2C) Access | SM Bus Access |
|--|--|---------------------|---------------|
| 2Fh – 2Eh  | Prefetchable Memory Limit Upper 32-bit Register      | Yes                 | Yes           |
| 31h – 30h  | I/O Base Upper 16-bit Register                       | Yes                 | Yes           |
| 33h – 32h  | I/O Limit Upper 16-bit Register                      | Yes                 | Yes           |
| 34h  | Capability Pointer                                   | Yes                 | Yes           |
| 37h – 35h  | Reserved   | No                  | Yes           |
| 3Bh – 38h  | Reserved   | No                  | Yes           |
| 3Ch  | Interrupt Line                                       | Yes                 | Yes           |
| 3Dh  | Interrupt Pin  | Yes                 | Yes           |
| 3Fh – 3Eh  | Bridge Control                                       | Yes                 | Yes           |
| 41h – 40h  | PCI Data Prefetching Control                         | Yes                 | Yes           |
| 43h – 42h  | Chip Control 0                                       | Yes                 | Yes           |
| 47h – 44h  | Reserved   | -                   | -             |
| 4Bh – 48h  | Arbiter Mode, Enable, Priority                       | -                   | -             |
| 4Fh – 4Ch  | Reserved   | -                   | -             |
| 53h – 50h  | Memory Readsmart Base Lower 32-Bit Register 1        | Yes                 | Yes           |
| 57h – 54h  | Memory Readsmart Base Upper 32-Bit Register 1        | Yes                 | Yes           |
| 5Bh – 58h  | Memory Readsmart Range Control Register 1            | Yes                 | Yes           |
| 5Fh – 5Ch  | Memory Readsmart Memory Base Lower 32-Bit Register 2 | Yes                 | Yes           |
| 63h – 60h  | Memory Readsmart Base Upper 32-Bit Register 2        | Yes                 | Yes           |
| 67h – 64h  | Memory Readsmart Range Size Register 2               | Yes                 | Yes           |
| 6Ah – 68h  | Reserved   | Yes                 | Yes           |
| 6Bh  | Upstream Memory Read/Write Control                   | Yes                 | Yes           |
| 6Fh – 6Ch  | PHY TX/RX Control                                    | Yes                 | Yes           |
| 73h – 70h  | EEPROM (I2C) Control and Status Register             | No                  | Yes           |
| 77h – 74h  | Reserved   | -                   | -             |
| 7Bh – 78h  | GPIO Data and Control                                | Yes                 | Yes           |
| 7Ch – 7Ch  | Reserved   | -                   | -             |
| 83h – 80h  | PCI-X Capability                                     | Yes                 | Yes           |
| 87h – 84h  | PCI-X Bridge Status                                  | Yes                 | Yes           |
| 8Bh – 88h  | Upstream Split Transaction                           | Yes                 | Yes           |
| 8Fh – 8Ch  | Downstream Split Transaction                         | Yes                 | Yes           |
| 93h – 90h  | Power Management Capability                          | Yes                 | Yes           |
| 97h – 94h  | Power Management Control and Status                  | Yes                 | Yes           |



| Primary Bus Configuration Access or Secondary Bus Configuration Access | PCI Configuration Register Name (type1)         | EEPROM (I2C) Access | SM Bus Access |
|--|---|---------------------|---------------|
| 98h  | Subtractive Decoding PCI-to-PCI Bridge Enable   | Yes                 | Yes           |
| 9Bh – 99h  | Reserved  | -                   | -             |
| 9Fh – 9Ch  | Reserved  | -                   | -             |
| A3h – A0h  | Slot ID Capability                              | Yes                 | Yes           |
| A5h – A4h  | Secondary Clock and CLKRUN Control              | Yes                 | Yes           |
| A6h  | XPIP Configuration Register 3                   |                     |               |
| A7h  | Reserved  | Yes                 | Yes           |
| A9h – A8h  | Subsystem ID and Subsystem Vendor ID Capability | Yes                 | Yes           |
| ABh – AAh  | Reserved  |                     |               |
| AFh – ACh  | Subsystem ID and Subsystem Vendor ID            | Yes                 | Yes           |
| B3h – B0h  | PCI Express Capability                          | Yes                 | Yes           |
| B7h – B4h  | Device Capability                               | Yes                 | Yes           |
| BBh – B8h  | Device Control and Status                       | Yes                 | Yes           |
| BFh – BCh  | Link Capability                                 | Yes                 | Yes           |
| C3h – C0h  | Link Control and Status                         | Yes                 | Yes           |
| CBh – C4h  | Reserved  | -                   | -             |
| CFh – CCh  | XPIP Configuration Register 0                   | Yes                 | Yes           |
| D3h – D0h  | XPIP Configuration Register 1                   | Yes                 | Yes           |
| D6h – D4h  | XPIP Configuration Register 2                   | Yes                 | Yes           |
| D7h  | Reserved  | -                   | -             |
| DBh – D8h  | VPD Capability Register                         | Yes                 | Yes           |
| DFh – DCh  | VPD Data Register                               | Yes <sup>3</sup>    | Yes           |
| E3h – E0h  | Extended Config Access Address                  | Yes                 | Yes           |
| E7h – E4h  | Extended Config Access Data                     | Yes                 | Yes           |
| EBh – E8h  | Reserved  | -                   | -             |
| EFh – ECh  | Reserved  | -                   | -             |
| F3h – F0h  | MSI Capability Register                         | Yes                 | Yes           |
| F7h – F4h  | Message Address                                 | Yes                 | Yes           |
| FBh – F8h  | Message Upper Address                           | Yes                 | Yes           |
| FFh – FCh  | Message Data                                    | Yes                 | Yes           |

Note 1: When masquerade is enabled, it is pre-loadable.

Note 2: Read access only.

Note 3: The VPD data is read/write through I2C during VPD operation.

## 6.2 PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP

PI7C9X113SL also supports PCI Express Extended Capabilities with from 257-byte to 4096-byte space. The offset range is from 100h to FFFh. The offset 100h is defined for Advance Error Reporting (ID=0001h). The offset 150h is defined for Virtual Channel (ID=0002h).

When Subtractive Decoding PCI-to-PCI bridge is enabled, the PCI-X/PCIe capability is not included in the Capability List and all PCI-X/PCIe capability registers and Extended Configuration registers are treated as reserved registers.

**Table 6-2 PCI Express Extended Capability Register Map (100h – FFFh)**

| Primary Bus Configuration Access or Secondary Bus Configuration Access | Transparent Mode (type1)                  | EEPROM (I2C) Access | SM Bus Access    |
|--|---|---------------------|------------------|
| 103h – 100h  | Advanced Error Reporting (AER) Capability | Yes                 | Yes <sup>2</sup> |
| 107h – 104h  | Uncorrectable Error Status                | No                  | Yes              |
| 10Bh – 108h  | Uncorrectable Error Mask                  | Yes                 | Yes              |
| 10Fh – 10Ch  | Uncorrectable Severity                    | No                  | Yes              |
| 113h – 110h  | Correctable Error Status                  | No                  | Yes              |
| 117h – 114h  | Correctable Error Mask                    | No                  | Yes              |
| 11Bh – 118h  | AER Capabilities and Control              | No                  | Yes              |
| 12Bh – 11Ch  | Header Log Registers                      | No                  | Yes              |
| 12Fh – 12Ch  | Secondary Uncorrectable Error Status      | No                  | Yes              |
| 133h – 130h  | Secondary Uncorrectable Error Mask        | No                  | Yes              |
| 137h – 134h  | Secondary Uncorrectable Severity          | No                  | Yes              |
| 13Bh – 138h  | Secondary AER Capability and Control      | No                  | Yes              |
| 14Bh – 13Ch  | Secondary Header Log Register             | No                  | Yes              |
| 14Fh – 14Ch  | Reserved                                  | No                  | Yes              |
| 153h – 150h  | VC Capability                             | No                  | Yes              |
| 157h – 154h  | Port VC Capability 1                      | No                  | Yes              |
| 15Bh – 158h  | Port VC Capability 2                      | No                  | Yes              |
| 15Fh – 15Ch  | Port VC Status and Control                | No                  | Yes              |
| 163h – 160h  | VC0 Resource Capability                   | No                  | Yes              |
| 167h – 164h  | VC0 Resource Control                      | No                  | Yes              |
| 16Bh – 168h  | VC0 Resource Status                       | No                  | Yes              |
| 2FFh – 16Ch  | Reserved                                  | No                  | No               |
| 303h – 300h  | Extended GPIO Data and Control            | No                  | Yes              |
| 307h – 304h  | Extended GPI/GPO Data and Control         | No                  | Yes              |
| 30Fh – 308h  | Reserved                                  | No                  | No               |
| 310h   | Replay and Acknowledge Latency Timer      | Yes                 | Yes              |
| FFFh – 314h  | Reserved                                  | No                  | No               |

Note 5: Read access only.