



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Lead-free Green

**PI7C9X130**  
**PCI Express to PCI-X**  
**Reversible Bridge**  
*DATASHEET*

Revision 5  
July 2018



A Product Line of  
Diodes Incorporated



1545 Barber Lane Milpitas, CA 95035

Telephone: 408-232-9100

FAX: 408-434-1040

Internet: <http://www.diodes.com>

### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated

[www.diodes.com](http://www.diodes.com)

## REVISION HISTORY

Date	Revision Number	Description
02/24/2006	0.1	First Draft of PI7C9X130 Data Sheet
03/20/2006	0.2	Correct INTA, B, C, D buffer type Update configuration map and registers Update JTAG chain order Add PCI/PCI-X selection information
04/07/2006	0.3	Update on configuration register bit definitions. 1) Bit [10, 7:2] of offset 40h 2) Bit [31:30] of offset 68h 3) Bit [0] of offset 70h 4) Bit [23:22] of offset 94h 5) Bit [7:1] of offset 164h Correct typo of pin CLKRUN_L in pin assignment and JTAG section.
06/07/2006	0.4	Add Absolute Maximum Ratings Correct pin description: 1. REQ_L as GPI and GNT_L as GPO 2. CLKOUT [8:0] as CLKOUT [6:0]
06/19/2006	0.5	Correct default setting for bit [31:30] of offset 68h
03/26/2007	0.6	
04/18/2007	0.7	Completed non-transparent function for address 28h – 2Bh in the Configuration Register Map – section 7.1  Corrected pin HSEN (R3) in section 2.6 – Miscellaneous Signals. Should read tie LOW if Hot Swap is not used instead of tie HIGH
05/02/2007	0.8	Revised table 8-1 in section 8 Address bit[5] corrected to equal 0 Address bit[4] corrected to equal GPIO[3]
05/15/2007	0.9	Revised PCIe Base Specification Compliancy from 1.0a to 1.1
06/08/2007	0.91	Corrected pin HSSW (T3) in section 2.6 – Miscellaneous Signals. Remove “Tied high if hot swap function is not used.”
07/13/2007	1.0	Corrected bit[13] offset 110h from reserved to “Advisory Non-Fatal Error Status” Changed Logos and some font types
08/07/2007	1.1	Corrected Pin #'s of GNT_L[1], GNT_L[2], GNT_[3], GNT_[4], GNT_[5] on Table 14-IJTAG Boundary Scan Register Definition
09/28/2007	1.2	Recommendation of Pull-up Resistor for PI7C9X130 Control Signals added to section 16.3 of PI7C9X130 Datasheets; pin numbers of SMBCLK and SMBDAT are corrected under section 5.2. Added PCIX Clock Detection to Chapter 9, Clock Scheme.
01/03/2008	1.3	Revised Ambient Temperature Maximum Ratings Compliancy
04/21/2008	1.4	Updated to revision D
04/24/2008	1.5	Added package thermal data. RREF pin description change. Removed CDM information
08/08/2008	1.6	Added Power-Up Sequencing Description
10/30/2008	1.7	Revised Product Ordering Info
07/01/2009	1.8	Added Extended Configuration Access / Data Register under section 7.1 and 7.4
01/20/2010	1.9	Added Asynchronous Clock Support to Section 19
03/29/2010	2.0	Revised configuration register definitions: 1) 7.4.31 bit[5:4] and bit[7:6] of PCI Data Buffering Control Register )Offset 40h) 2) 7.4.87 Extended Configuration Access Address Register (Offset E0h) 3) 7.4.88 Extended Configuration Access Data Register (Offset E4h) 4) 7.4.129 bit[30] of Replay and Acknowledge Latency Timers (Offset 310h) 5) 7.5.24 bit[5:4] and bit[7:6] of PCI Data Buffering Control Register )Offset 40h) 6) 7.5.135 bit[30] of Replay and Acknowledge Latency Timers (Offset 310h) Revised Section 9 Clock Scheme
04/27/2011	2.1	Updated Section 2.2 PCI Express Signals
06/29/2011	2.2	Updated Section 2.3 PCI Signals (REQ_L [3:0], GNT_L [3:0]) Updated Section 7.5.9, 7.5.11, 7.5.12, 7.5.13, 7.5.34, 7.5.36, 7.5.37, 7.5.38 (bit[31:12]).
09/17/2012	2.3	Updated Section 7.4.70 Device Capability Register (bit[2:0]) Updated Section 7.5.76 Device Capability Register (bit[2:0])
04/15/2015	2.4	Updated Section 7.4 PCI Configuration Registers For Transparent Bridge Mode Updated Section 7.5 PCI Configuration Registers For Non-Transparent Bridge Mode
04/20/2016	2.5	Updated Section 7.4 PCI Configuration Registers For Transparent Bridge Mode Updated Section 7.5 PCI Configuration Registers For Non-Transparent Bridge Mode Updated Section 2.5 JTAG Boundary Scan Signals

06/02/2017	2.6	Updated Section 16.1 Absolute Maximum Ratings Updated Section 16.2 DC SPECIFICATIONS Added Table 16-4 PCIe Reference Clock Timing Parameters Added Table 16-5 PCI Express Interface - Differential Transmitter (TX) Output Characteristics Added Table 16-6 PCI Express Interface - Differential Receiver (RX) Input Characteristics Added Section 16.5 Operating Ambient Temperature
09/27/2017	3	Added Section 16 Power Sequencing Updated Section 19 Ordering Information <b>Revision numbering system changed to whole number</b>
03/16/2018	4	Updated Section 19 Ordering Information Added Figure 18-4 PART MARKING
07/30/2018	5	Updated Section 1.3 General Features Updated Section 2.6 Miscellaneous Signals Updated Section 19 Ordering Information

## PREFACE

The datasheet of PI7C9X130 will be enhanced periodically when updated information is available. The technical information in this datasheet is subject to change without notice. This document describes the functionalities of PI7C9X130 (PCI Express Bridge) and provides technical information for designers to design their hardware using PI7C9X130.

*This page intentionally left blank.*

# TABLE OF CONTENTS

<b>1</b>	<b>INTRODUCTION .....</b>	<b>15</b>
1.1	PCI EXPRESS FEATURES .....	15
1.2	PCI/PCI-X FEATURES .....	16
1.3	GENERAL FEATURES .....	16
<b>2</b>	<b>PIN DEFINITION .....</b>	<b>17</b>
2.1	SIGNAL TYPES .....	17
2.2	PCI EXPRESS SIGNALS .....	17
2.3	PCI SIGNALS .....	18
2.4	MODE SELECT AND STRAPPING SIGNALS .....	20
2.5	JTAG BOUNDARY SCAN SIGNALS .....	20
2.6	MISCELLANEOUS SIGNALS .....	21
2.7	POWER AND GROUND PINS .....	21
2.8	PIN ASSIGNMENT .....	22
<b>3</b>	<b>MODE SELECTION AND PIN STRAPPING .....</b>	<b>24</b>
3.1	FUNCTIONAL MODE SELECTION .....	24
3.2	PCI/PCI-X SELECTION .....	24
3.3	PIN STRAPPING .....	25
<b>4</b>	<b>FORWARD AND REVERSE BRIDGING .....</b>	<b>26</b>
<b>5</b>	<b>TRANSPARENT AND NON-TRANSPARENT BRIDGING .....</b>	<b>28</b>
5.1	TRANSPARENT MODE .....	28
5.2	NON-TRANSPARENT MODE .....	28
<b>6</b>	<b>PCI EXPRESS FUNCTIONAL OVERVIEW .....</b>	<b>30</b>
6.1	TLP STRUCTURE .....	30
6.2	VIRTUAL ISOCHRONOUS OPERATION .....	30
<b>7</b>	<b>CONFIGURATION REGISTERS .....</b>	<b>31</b>
7.1	CONFIGURATION REGISTER MAP .....	31
7.2	PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP .....	36
7.3	CONTROL AND STATUS REGISTER MAP .....	37
7.4	PCI CONFIGURATION REGISTERS FOR TRANSPARENT BRIDGE MODE .....	39
7.4.1	VENDOR ID – OFFSET 00h .....	39
7.4.2	DEVICE ID – OFFSET 00h .....	39
7.4.3	COMMAND REGISTER – OFFSET 04h .....	39
7.4.4	PRIMARY STATUS REGISTER – OFFSET 04h .....	40
7.4.5	REVISION ID REGISTER – OFFSET 08h .....	41
7.4.6	CLASS CODE REGISTER – OFFSET 08h .....	41
7.4.7	CACHE LINE SIZE REGISTER – OFFSET 0Ch .....	42
7.4.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch .....	42
7.4.9	HEADER TYPE REGISTER – OFFSET 0Ch .....	42
	RESERVED REGISTERS – OFFSET 10h TO 17h .....	42
7.4.10	.....	42
7.4.11	PRIMARY BUS NUMBER REGISTER – OFFSET 18h .....	42
7.4.12	SECONDARY BUS NUMBER REGISTER – OFFSET 18h .....	42
7.4.13	SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h .....	43
7.4.14	SECONDARY LATENCY TIMER REGISTER – OFFSET 18h .....	43
7.4.15	I/O BASE REGISTER – OFFSET 1Ch .....	43
7.4.16	I/O LIMIT REGISTER – OFFSET 1Ch .....	43

7.4.17	SECONDARY STATUS REGISTER – OFFSET 1Ch.....	43
7.4.18	MEMORY BASE REGISTER – OFFSET 20h.....	44
7.4.19	MEMORY LIMIT REGISTER – OFFSET 20h.....	45
7.4.20	PREFETCHABLE MEMORY BASE REGISTER – OFFSET 24h.....	45
7.4.21	PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h.....	45
7.4.22	PREFETCHABLE BASE UPPER 32-BIT REGISTER – OFFSET 28h.....	45
7.4.23	PREFETCHABLE LIMIT UPPER 32-BIT REGISTER – OFFSET 2Ch.....	45
7.4.24	I/O BASE UPPER 16-BIT REGISTER – OFFSET 30h.....	45
7.4.25	I/O BASE UPPER 16-BIT REGISTER – OFFSET 30h.....	45
7.4.26	CAPABILITY POINTER – OFFSET 34h.....	46
7.4.27	EXPANSION ROM BASE ADDRESS REGISTER – OFFSET 38h.....	46
7.4.28	INTERRUPT LINE REGISTER – OFFSET 3Ch.....	46
7.4.29	INTERRUPT PIN REGISTER – OFFSET 3Ch.....	46
7.4.30	BRIDGE CONTROL REGISTER – OFFSET 3Ch.....	46
7.4.31	PCI DATA BUFFERING CONTROL REGISTER – OFFSET 40h.....	47
7.4.32	CHIP CONTROL 0 REGISTER – OFFSET 40h.....	48
7.4.33	RESERVED REGISTER – OFFSET 44h.....	49
7.4.34	ARBITER ENABLE REGISTER – OFFSET 48h.....	50
7.4.35	ARBITER MODE REGISTER – OFFSET 48h.....	50
7.4.36	ARBITER PRIORITY REGISTER – OFFSET 48h.....	51
7.4.37	RESERVED REGISTERS – OFFSET 4Ch TO 64h.....	51
7.4.38	EXPRESS TRANSMITTER/RECEIVER CONTROL REGISTER – OFFSET 68h.....	52
7.4.39	UPSTREAM MEMORY WRITE FRAGMENT CONTROL REGISTER – OFFSET 68h.....	52
	RESERVED REGISTER – OFFSET 6Ch.....	53
7.4.40	.....	53
7.4.41	EEPROM AUTOLOAD CONTROL/STATUS REGISTER – OFFSET 70h (default=00000080h).....	53
7.4.42	HOT SWAP CONTROL AND STATUS REGISTER – OFFSET 74h.....	53
7.4.43	GPIO DATA AND CONTROL REGISTER – OFFSET 78h.....	54
	RESERVED REGISTER – OFFSET 7Ch.....	54
7.4.44	.....	54
7.4.45	PCI-X CAPABILITY ID REGISTER – OFFSET 80h.....	54
7.4.46	NEXT CAPABILITY POINTER REGISTER – OFFSET 80h.....	54
7.4.47	PCI-X SECONDARY STATUS REGISTER – OFFSET 80h.....	55
7.4.48	PCI-X BRIDGE STATUS REGISTER – OFFSET 84h.....	55
7.4.49	UPSTREAM SPLIT TRANSACTION REGISTER – OFFSET 88h.....	57
7.4.50	DOWNSTREAM SPLIT TRANSACTION REGISTER – OFFSET 8Ch.....	57
7.4.51	POWER MANAGEMENT ID REGISTER – OFFSET 90h.....	57
7.4.52	NEXT CAPABILITY POINTER REGISTER – OFFSET 90h.....	57
7.4.53	POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 90h.....	57
7.4.54	POWER MANAGEMENT CONTROL AND STATUS REGISTER – OFFSET 94h.....	58
7.4.55	PCI-TO-PCI BRIDGE SUPPORT EXTENSION REGISTER – OFFSET 94h.....	58
	RESERVED REGISTERS – OFFSET 98h TO 9Ch.....	59
7.4.56	.....	59
7.4.57	CAPABILITY ID REGISTER – OFFSET A0h.....	59
7.4.58	NEXT POINTER REGISTER – OFFSET A0h.....	59
7.4.59	SLOT NUMBER REGISTER – OFFSET A0h.....	59
7.4.60	CHASSIS NUMBER REGISTER – OFFSET A0h.....	59
7.4.61	SECONDARY CLOCK AND CLKRUN CONTROL REGISTER – OFFSET A4h.....	59
7.4.62	CAPABILITY ID REGISTER – OFFSET A8h.....	61
7.4.63	NEXT POINTER REGISTER – OFFSET A8h.....	61
7.4.64	RESERVED REGISTER – OFFSET A8h.....	61
7.4.65	SUBSYSTEM VENDOR ID REGISTER – OFFSET ACh.....	61
7.4.66	SUBSYSTEM ID REGISTER – OFFSET ACh.....	61
7.4.67	PCI EXPRESS CAPABILITY ID REGISTER – OFFSET B0h.....	61



7.4.68	NEXT CAPABILITY POINTER REGISTER – OFFSET B0h (default=0071F010h for forward bridge or =0181F010h for reverse bridge).....	61
7.4.69	PCI EXPRESS CAPABILITY REGISTER – OFFSET B0h .....	61
7.4.70	DEVICE CAPABILITY REGISTER – OFFSET B4h.....	62
7.4.71	DEVICE CONTROL REGISTER – OFFSET B8h .....	63
7.4.72	DEVICE STATUS REGISTER – OFFSET B8h.....	64
7.4.73	LINK CAPABILITY REGISTER – OFFSET BCh .....	64
7.4.74	LINK CONTROL REGISTER – OFFSET C0h .....	65
7.4.75	LINK STATUS REGISTER – OFFSET C0h.....	65
7.4.76	SLOT CAPABILITY REGISTER – OFFSET C4h .....	65
7.4.77	SLOT CONTROL REGISTER – OFFSET C8h.....	66
7.4.78	SLOT STATUS REGISTER – OFFSET C8h.....	66
7.4.79	XPIP CONFIGURATION REGISTER 0 – OFFSET CCh .....	67
7.4.80	XPIP CONFIGURATION REGISTER 1 – OFFSET D0h (default=04000271h).....	67
7.4.81	XPIP CONFIGURATION REGISTER 2 – OFFSET D4h.....	67
7.4.82	HOT SWAP SWITCH DEBOUNCE COUNTER – OFFSET D4h .....	68
7.4.83	CAPABILITY ID REGISTER – OFFSET D8h.....	68
7.4.84	NEXT POINTER REGISTER – OFFSET D8h.....	68
7.4.85	VPD REGISTER – OFFSET D8h .....	68
7.4.86	VPD DATA REGISTER – OFFSET DCh.....	68
7.4.87	EXTENDED CONFIGURATION ACCESS ADDRESS REGISTER – OFFSET E0h.....	68
7.4.88	EXTENDED CONFIGURATION ACCESS DATA REGISTER – OFFSET E4h.....	69
	RESERVED REGISTER - OFFSET E8h TO ECh.....	69
7.4.89	.....	69
7.4.90	MESSAGE SIGNALLED INTERRUPTS ID REGISTER – OFFSET F0h .....	69
7.4.91	NEXT CAPABILITIES POINTER REGISTER – OFFSET F0h .....	69
7.4.92	MESSAGE CONTROL REGISTER – OFFSET F0h.....	69
7.4.93	MESSAGE ADDRESS REGISTER – OFFSET F4h.....	70
7.4.94	MESSAGE UPPER ADDRESS REGISTER – OFFSET F8h .....	70
7.4.95	MESSAGE DATA REGISTER – OFFSET FCh .....	70
7.4.96	ADVANCE ERROR REPORTING CAPABILITY ID REGISTER – OFFSET 100h.....	70
7.4.97	ADVANCE ERROR REPORTING CAPABILITY VERSION REGISTER – OFFSET 100h .....	70
7.4.98	NEXT CAPABILITY OFFSET REGISTER – OFFSET 100h .....	70
7.4.99	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h.....	70
7.4.100	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h .....	71
7.4.101	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch.....	71
7.4.102	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110h.....	72
7.4.103	CORRECTABLE ERROR MASK REGISTER – OFFSET 114h.....	72
7.4.104	ADVANCED ERROR CAPABILITIES & CONTROL REGISTER – OFFSET 118h.....	72
7.4.105	HEADER LOG REGISTER 1 – OFFSET 11Ch.....	73
7.4.106	HEADER LOG REGISTER 2 – OFFSET 120h.....	73
7.4.107	HEADER LOG REGISTER 3 – OFFSET 124h.....	73
7.4.108	HEADER LOG REGISTER 4 – OFFSET 128h.....	73
7.4.109	SECONDARY UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 12Ch.....	73
7.4.110	SECONDARY UNCORRECTABLE ERROR MASK REGISTER – OFFSET 130h.....	74
7.4.111	SECONDARY UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 134h.....	74
7.4.112	SECONDARY ERROR CAPABILITY AND CONTROL REGISTER – OFFSET 138h .....	75
7.4.113	SECONDARY HEADER LOG REGISTER – OFFSET 13Ch – 148h .....	75
7.4.114	RESERVED REGISTER – OFFSET 14Ch.....	75
7.4.115	VC CAPABILITY ID REGISTER – OFFSET 150h.....	76
7.4.116	VC CAPABILITY VERSION REGISTER – OFFSET 150h.....	76
7.4.117	NEXT CAPABILITY OFFSET REGISTER – OFFSET 150h .....	76
7.4.118	PORT VC CAPABILITY REGISTER 1 – OFFSET 154h .....	76
7.4.119	PORT VC CAPABILITY REGISTER 2 – OFFSET 158h .....	76
7.4.120	PORT VC CONTROL REGISTER – OFFSET 15Ch .....	76

7.4.121	PORT VC STATUS REGISTER – OFFSET 15Ch.....	76
7.4.122	VC0 RESOURCE CAPBILITY REGISTER – OFFSET 160h.....	77
7.4.123	VC0 RESOURCE CONTROL REGISTER – OFFSET 164h.....	77
7.4.124	VC0 RESOURCE STATUS REGISTER – OFFSET 168h.....	77
7.4.125	RESERVED REGISTERS – OFFSET 16Ch TO 2FCh.....	77
7.4.126	EXTENDED GPIO DATA AND CONTROL REGISTER – OFFSET 300h.....	77
7.4.127	EXTRA GPI/GPO DATA AND CONTROL REGISTER – OFFSET 304h.....	78
	RESERVED REGISTERS – OFFSET 308h TO 30Ch.....	78
7.4.128	.....	78
7.4.129	REPLAY AND ACKNOWLEDGE LATENCY TIMERS – OFFSET 310h.....	78
7.4.130	RESERVED REGISTERS – OFFSET 314h TO FFCh.....	78
7.5	PCI CONFIGURATION REGISTERS FOR NON-TRANSPARENT BRIDGE MODE.....	79
7.5.1	VENDOR ID – OFFSET 00h.....	79
7.5.2	DEVICE ID – OFFSET 00h.....	79
7.5.3	PRIMARY COMMAND REGISTER – OFFSET 04h.....	79
7.5.4	PRIMARY STATUS REGISTER – OFFSET 04h.....	80
7.5.5	REVISION ID REGISTER – OFFSET 08h.....	81
7.5.6	CLASS CODE REGISTER – OFFSET 08h.....	81
7.5.7	PRIMARY CACHE LINE SIZE REGISTER – OFFSET 0C.....	82
7.5.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch.....	82
7.5.9	PRIMARY HEADER TYPE REGISTER – OFFSET 0Ch.....	82
7.5.10	PRIMARY CSR AND MEMORY 0 BASE ADDRESS REGISTER – OFFSET 10h.....	82
7.5.11	PRIMARY CSR IO BASE ADDRESS REGISTER – OFFSET 14h.....	83
7.5.12	DOWNSTREAM IO OR MEMORY 1 BASE ADDRESS REGISTER – OFFSET 18h.....	83
7.5.13	DOWNSTREAM MEMORY 2 BASE ADDRESS REGISTER – OFFSET 1Ch.....	84
7.5.14	DOWNSTREAM MEMORY 3 BASE ADDRESS REGISTER – OFFSET 20h.....	84
7.5.15	DOWNSTREAM MEMORY 3 UPPER BASE ADDRESS REGISTER – OFFSET 24h.....	85
	RESERVED REGISTER – OFFSET 28h.....	85
7.5.16	.....	85
7.5.17	SUBSYSTEM ID AND SUBSYSTEM VENDOR ID REGISTER – OFFSET 2Ch.....	85
	RESERVED REGISTER – OFFSET 30h.....	85
7.5.18	.....	85
7.5.19	CAPABILITY POINTER – OFFSET 34h.....	85
7.5.20	EXPANSION ROM BASE ADDRESS REGISTER – OFFSET 38h.....	85
7.5.21	PRIMARY INTERRUPT LINE REGISTER – OFFSET 3Ch.....	85
7.5.22	PRIMARY INTERRUPT PIN REGISTER – OFFSET 3Ch.....	86
7.5.23	PRIMARY MINIMUM GRANT REGISTER – OFFSET 3Ch.....	86
7.5.24	PRIMARY MAXIMUM LATNECY TIMER – OFFSET 3Ch.....	86
7.5.25	PCI DATA BUFFERING CONTROL REGISTER – OFFSET 40h.....	86
7.5.26	CHIP CONTROL 0 REGISTER – OFFSET 40h.....	87
7.5.27	SECONDARY COMMAND REGISTER – OFFSET 44h.....	88
7.5.28	SECONDARY STATUS REGISTER – OFFSET 44h.....	89
7.5.29	ARBITER ENABLE REGISTER – OFFSET 48h.....	91
7.5.30	ARBITER MODE REGISTER – OFFSET 48h.....	91
7.5.31	ARBITER PRIORITY REGISTER – OFFSET 48h.....	92
7.5.32	SECONDARY CACHE LINE SIZE REGISTER – OFFSET 4Ch.....	92
7.5.33	SECONDARY LATENCY TIMER REGISTER – OFFSET 4Ch.....	93
7.5.34	SECONDARY HEADER TYPE REGISTER – OFFSET 4C.....	93
7.5.35	SECONDARY CSR AND MEMORY 0 BASE ADDRESS REGISTER – OFFSET 50h.....	93
7.5.36	SECONDARY CSR IO BASE ADDRESS REGISTER – OFFSET 54h.....	94
7.5.37	UPSTREAM IO OR MEMORY 1 BASE ADDRESS REGISTER – OFFSET 58h.....	94
7.5.38	UPSTREAM MEMORY 2 BASE ADDRESS REGISTER – OFFSET 5Ch.....	95
7.5.39	UPSTREAM MEMORY 3 BASE ADDRESS REGISTER – OFFSET 60h.....	95
7.5.40	UPSTREAM MEMORY 3 UPPER BASE ADDRESS REGISTER – OFFSET 64h.....	96
7.5.41	EXPRESS TRANSMITTER/RECEIVER CONTROL REGISTER – OFFSET 68h.....	96

7.5.42	MEMORY ADDRESS FORWARDING CONTROL REGISTER – OFFSET 68h.....	97
7.5.43	UPSTREAM MEMORY WRITE FRAGMENT CONTROL REGISTER – OFFSET 68h.....	97
7.5.44	SUBSYSTEM VENDOR ID REGISTER – OFFSET 6Ch.....	98
7.5.45	SUBSYSTEM ID REGISTER – OFFSET 6Ch.....	98
7.5.46	EEPROM AUTOLOAD CONTROL/STATUS REGISTER – OFFSET 70h (default=00000080h).....	98
7.5.47	HOT SWAP CONTROL AND STATUS REGISTER – OFFSET 74h.....	99
7.5.48	BRIDGE CONTROL AND STATUS REGISTER – OFFSET 78h.....	99
7.5.49	GPIO DATA AND CONTROL REGISTER – OFFSET 78h.....	100
7.5.50	SECONDARY INTERRUPT LINE REGISTER – OFFSET 7Ch.....	100
7.5.51	SECONDARY INTERRUPT PIN REGISTER – OFFSET 7Ch.....	101
7.5.52	SECONDARY MINIMUM GRANT REGISTER – OFFSET 7Ch.....	101
7.5.53	SECONDARY MAXIMUM LATENCY TIMER – OFFSET 7Ch.....	101
7.5.54	PCI-X CAPABILITY ID REGISTER – OFFSET 80h.....	101
7.5.55	NEXT CAPABILITY POINTER REGISTER – OFFSET 80h.....	101
7.5.56	PCI-X SECONDARY STATUS REGISTER – OFFSET 80h.....	101
7.5.57	PCI-X BRIDGE STATUS REGISTER – OFFSET 84h.....	102
7.5.58	UPSTREAM SPLIT TRANSACTION REGISTER – OFFSET 88h.....	103
7.5.59	DOWNSTREAM SPLIT TRANSACTION REGISTER – OFFSET 8Ch.....	103
7.5.60	POWER MANAGEMENT ID REGISTER – OFFSET 90h.....	104
7.5.61	NEXT CAPABILITY POINTER REGISTER – OFFSET 90h.....	104
7.5.62	POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 90h.....	104
7.5.63	POWER MANAGEMENT CONTROL AND STATUS REGISTER – OFFSET 94h.....	105
7.5.64	PCI-TO-PCI BRIDGE SUPPORT EXTENSION REGISTER – OFFSET 94h.....	105
7.5.65	DOWNSTREAM MEMORY 0 TRANSLATED BASE REGISTER – OFFSET 98h.....	105
7.5.66	DOWNSTREAM MEMORY 0 SETUP REGISTER – OFFSET 9Ch.....	105
7.5.67	CAPABILITY ID REGISTER – OFFSET A0h.....	106
7.5.68	NEXT POINTER REGISTER – OFFSET A0h.....	106
7.5.69	SLOT NUMBER REGISTER – OFFSET A0h.....	106
7.5.70	CHASSIS NUMBER REGISTER – OFFSET A0h.....	106
7.5.71	SECONDARY CLOCK AND CLKRUN CONTROL REGISTER – OFFSET A4h.....	107
7.5.72	DOWNSTREAM I/O OR MEMORY 1 TRANSLATED BASE REGISTER – OFFSET A8h.....	108
7.5.73	DOWNSTREAM I/O OR MEMORY 1 SETUP REGISTER – OFFSET ACh.....	108
7.5.74	CAPABILITY ID REGISTER – OFFSET B0h.....	108
7.5.75	NEXT CAPABILITY POINTER REGISTER – OFFSET B0h (default=0071F010h for forward bridge or =0181F010h for reverse bridge).....	109
7.5.76	PCI EXPRESS CAPABILITY REGISTER – OFFSET B0h.....	109
7.5.77	DEVICE CAPABILITY REGISTER – OFFSET B4h.....	109
7.5.78	DEVICE CONTROL REGISTER – OFFSET B8h.....	110
7.5.79	DEVICE STATUS REGISTER – OFFSET B8h.....	111
7.5.80	LINK CAPABILITY REGISTER – OFFSET BCh.....	111
7.5.81	LINK CONTROL REGISTER – OFFSET C0h.....	112
7.5.82	LINK STATUS REGISTER – OFFSET C0h.....	112
7.5.83	SLOT CAPABILITY REGISTER – OFFSET C4h.....	113
7.5.84	SLOT CONTROL REGISTER – OFFSET C8h.....	113
7.5.85	SLOT STATUS REGISTER – OFFSET C8h.....	114
7.5.86	XPIP CONFIGURATION REGISTER 0 – OFFSET CCh.....	114
7.5.87	XPIP CONFIGURATION REGISTER 1 – OFFSET D0h (default=04000271h).....	114
7.5.88	XPIP CONFIGURATION REGISTER 2 – OFFSET D4h.....	114
7.5.89	CAPABILITY ID REGISTER – OFFSET D8h.....	115
7.5.90	NEXT POINTER REGISTER – OFFSET D8h.....	115
7.5.91	VPD REGISTER – OFFSET D8h.....	115
7.5.92	VPD DATA REGISTER – OFFSET DCh.....	115
7.5.93	UPSTREAM MEMORY 0 TRANSLATED BASE - OFFSET E0h.....	115
7.5.94	UPSTREAM MEMORY 0 SETUP REGISTER – OFFSET E4h.....	115
7.5.95	UPSTREAM I/O OR MEMORY 1 TRANSLATED BASE REGISTER – OFFSET E8h.....	116

7.5.96	UPSTREAM I/O OR MEMORY 1 SETUP REGISTER – OFFSET ECh.....	116
7.5.97	MESSAGE SIGNALLED INTERRUPTS ID REGISTER – OFFSET F0h.....	116
7.5.98	NEXT CAPABILITY POINTER REGISTER – OFFSET F0h.....	117
7.5.99	MESSAGE CONTROL REGISTER – OFFSET F0h.....	117
7.5.100	MESSAGE ADDRESS REGISTER – OFFSET F4h.....	117
7.5.101	MESSAGE UPPER ADDRESS REGISTER – OFFSET F8h.....	117
7.5.102	MESSAGE DATA REGISTER – OFFSET FCh.....	117
7.5.103	ADVANCE ERROR REPORTING CAPABILITY ID REGISTER – OFFSET 100h.....	118
7.5.104	ADVANCE ERROR REPORTING CAPABILITY VERSION REGISTER – OFFSET 100h.....	118
7.5.105	NEXT CAPABILITY OFFSET REGISTER – OFFSET 100h.....	118
7.5.106	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h.....	118
7.5.107	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h.....	118
7.5.108	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch.....	119
7.5.109	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110h.....	119
7.5.110	CORRECTABLE ERROR MASK REGISTER – OFFSET 114h.....	120
7.5.111	ADVANCED ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h.....	120
7.5.112	HEADER LOG REGISTER 1 – OFFSET 11Ch.....	120
7.5.113	HEADER LOG REGISTER 2 – OFFSET 120h.....	120
7.5.114	HEADER LOG REGISTER 3 – OFFSET 124h.....	120
7.5.115	HEADER LOG REGISTER 4 – OFFSET 128h.....	120
7.5.116	SECONDARY UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 12Ch.....	121
7.5.117	SECONDARY UNCORRECTABLE ERROR MASK REGISTER – OFFSET 130h.....	121
7.5.118	SECONDARY UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 134h.....	122
7.5.119	SECONDARY ERROR CAPABILITY AND CONTROL REGISTER – OFFSET 138h.....	122
7.5.120	SECONDARY HEADER LOG REGISTER – OFFSET 13Ch – 148h.....	123
	RESERVED REGISTER – OFFSET 14Ch.....	123
7.5.121	.....	123
7.5.122	VC CAPABILITY ID REGISTER – OFFSET 150h.....	123
7.5.123	VC CAPABILITY VERSION REGISTER – OFFSET 150h.....	123
7.5.124	NEXT CAPABILITY OFFSET REGISTER – OFFSET 150h.....	123
7.5.125	PORT VC CAPABILITY REGISTER 1 – OFFSET 154h.....	123
7.5.126	PORT VC CAPABILITY REGISTER 2 – OFFSET 158h.....	124
7.5.127	PORT VC CONTROL REGISTER – OFFSET 15Ch.....	124
7.5.128	PORT VC STATUS REGISTER – OFFSET 15Ch.....	124
7.5.129	VC0 RESOURCE CAPABILITY REGISTER – OFFSET 160h.....	124
7.5.130	VC0 RESOURCE CONTROL REGISTER – OFFSET 164h.....	124
7.5.131	VC0 RESOURCE STATUS REGISTER – OFFSET 168h.....	125
	RESERVED REGISTERS – OFFSET 16Ch TO 2FCh.....	125
7.5.132	.....	125
7.5.133	EXTENDED GPIO DATA AND CONTROL REGISTER – OFFSET 300h.....	125
7.5.134	EXTRA GPI/GPO DATA AND CONTROL REGISTER – OFFSET 304h.....	125
	RESERVED REGISTERS – OFFSET 308h TO 30Ch.....	125
7.5.135	.....	125
7.5.136	REPLAY AND ACKNOWLEDGE LATENCY TIMERS – OFFSET 310h.....	125
7.5.137	RESERVED REGISTERS – OFFSET 314h TO FFCh.....	125
7.6	CONTROL AND STATUS REGISTERS FOR NON-TRANSPARENT BRIDGE MODE.....	126
7.6.1	RESERVED REGISTERS – OFFSET 000h TO 004h.....	126
7.6.2	DOWNSTREAM MEMORY 2 TRANSLATED BASE REGISTER – OFFSET 008h.....	126
7.6.3	DOWNSTREAM MEMORY 2 SETUP REGISTER – OFFSET 00Ch.....	126
7.6.4	DOWNSTREAM MEMORY 3 TRANSLATED BASE REGISTER – OFFSET 010h.....	127
7.6.5	DOWNSTREAM MEMORY 3 SETUP REGISTER – OFFSET 014h.....	127
7.6.6	DOWNSTREAM MEMORY 3 UPPER 32-BIT SETUP REGISTER – OFFSET 018h.....	127
	RESERVED REGISTERS – OFFSET 01Ch TO 030h.....	127
7.6.7	.....	127
7.6.8	UPSTREAM MEMORY 3 SETUP REGISTER – OFFSET 034h.....	127

7.6.9	UPSTREAM MEMORY 3 UPPER 32-BIT SETUP REGISTER – OFFSET 038h.....	128
	RESERVED REGISTERS – OFFSET 3Ch TO 4Ch.....	128
7.6.10	.....	128
7.6.11	LOOKUP TABLE OFFSET – OFFSET 50h.....	128
7.6.12	LOOKUP TABLE DATA – OFFSET 054h.....	128
7.6.13	UPSTREAM PAGE BOUNDARY IRQ 0 REQUEST REGISTER - OFFSET 058h.....	129
7.6.14	UPSTREAM PAGE BOUNDARY IRQ 1 REQUEST REGISTER - OFFSET 05Ch.....	129
7.6.15	UPSTREAM PAGE BOUNDARY IRQ 0 MASK REGISTER - OFFSET 060h.....	129
7.6.16	UPSTREAM PAGE BOUNDARY IRQ 1 MASK REGISTER - OFFSET 064h.....	130
	RESERVED REGISTER – OFFSET 068C.....	130
7.6.17	.....	130
7.6.18	PRIMARY CLEAR IRQ REGISTER - OFFSET 070h.....	130
7.6.19	SECONDARY CLEAR IRQ REGISTER - OFFSET 070h.....	130
7.6.20	PRIMARY SET IRQ REGISTER - OFFSET 074h.....	130
7.6.21	SECONDARY SET IRQ REGISTER - OFFSET 074h.....	131
7.6.22	PRIMARY CLEAR IRQ MASK REGISTER - OFFSET 078h.....	131
7.6.23	SECONDARY CLEAR IRQ MASK REGISTER - OFFSET 078h.....	131
7.6.24	PRIMARY SET IRQ MASK REGISTER - OFFSET 07Ch.....	131
7.6.25	SECONDARY SET IRQ MASK REGISTER - OFFSET 07Ch.....	132
7.6.26	RESERVED REGISTERS – OFFSET 080h TO 09Ch.....	132
7.6.27	SCRATCHPAD 0 REGISTER - OFFSET 0A0h.....	132
7.6.28	SCRATCHPAD 1 REGISTER - OFFSET 0A4h.....	132
7.6.29	SCRATCHPAD 2 REGISTER - OFFSET 0A8h.....	132
7.6.30	SCRATCHPAD 3 REGISTER - OFFSET 0ACh.....	132
7.6.31	SCRATCHPAD 4 REGISTER - OFFSET 0B0h.....	133
7.6.32	SCRATCHPAD 5 REGISTER - OFFSET 0B4h.....	133
7.6.33	SCRATCHPAD 6 REGISTER - OFFSET 0B8h.....	133
7.6.34	SCRATCHPAD 7 REGISTER - OFFSET 0BCh.....	133
7.6.35	RESERVED REGISTERS – OFFSET 0C0h TO 0FCh.....	133
7.6.36	LOOKUP TABLE REGISTERS – OFFSET 100h TO 1FCh.....	134
7.6.37	RESERVED REGISTERS – OFFSET 200h TO FFCh.....	134
<b>8</b>	<b>GPIO PINS AND SM BUS ADDRESS.....</b>	<b>135</b>
<b>9</b>	<b>CLOCK SCHEME.....</b>	<b>136</b>
<b>10</b>	<b>INTERRUPTS.....</b>	<b>137</b>
<b>11</b>	<b>EEPROM (I2C) INTERFACE AND SYSTEM MANAGEMENT BUS.....</b>	<b>138</b>
11.1	EEPROM (I2C) INTERFACE.....	138
11.2	SYSTEM MANAGEMENT BUS.....	138
<b>12</b>	<b>HOT PLUG OPERATION.....</b>	<b>139</b>
<b>13</b>	<b>RESET SCHEME.....</b>	<b>140</b>
<b>14</b>	<b>IEEE 1149.1 COMPATIBLE JTAG CONTROLLER.....</b>	<b>141</b>
14.1	INSTRUCTION REGISTER.....	141
14.2	BYPASS REGISTER.....	141
14.3	DEVICE ID REGISTER.....	141
14.4	BOUNDARY SCAN REGISTER.....	142
14.5	JTAG BOUNDARY SCAN REGISTER ORDER.....	142
<b>15</b>	<b>POWER MANAGEMENT.....</b>	<b>148</b>
<b>16</b>	<b>POWER SEQUENCING.....</b>	<b>149</b>
16.1	INITIAL POWER-UP (G3 TO L0).....	150

<b>17</b>	<b>ELECTRICAL AND TIMING SPECIFICATIONS .....</b>	<b>151</b>
17.1	ABSOLUTE MAXIMUM RATINGS .....	151
17.2	DC SPECIFICATIONS .....	151
17.3	AC SPECIFICATIONS .....	152
17.4	OPERATING AMBIENT TEMPERATURE .....	154
<b>18</b>	<b>PACKAGE INFORMATION.....</b>	<b>155</b>
<b>19</b>	<b>ORDERING INFORMATION.....</b>	<b>158</b>
<b>20</b>	<b>ASYNCHRONOUS CLOCK.....</b>	<b>159</b>
20.1	ASYNCHRONOUS CLOCK SUPPORT .....	159

## LIST OF TABLES

TABLE 3-1 FUNCTIONAL MODE SELECTION .....	24
TABLE 3-2 PIN STRAPPING .....	25
TABLE 5-1 NON-TRANSPARENT REGISTERS .....	29
TABLE 6-1 TLP FORMAT .....	30
TABLE 7-1 CONFIGURATION REGISTER MAP (00H – FFH) .....	31
TABLE 7-2 PCI EXPRESS EXTENDED CAPABILITY REGISTER MAP (100H – FFFH) .....	36
TABLE 7-3 CONTROL AND STATUS REGISTER (CSR) MAP (000H – FFFH) .....	37
TABLE 8-1 SM BUS DEVICE ID STRAPPING .....	135
TABLE 10-1 PCIe INTERRUPT MESSAGES TO PCI INTERRUPTS MAPPING IN REVERSE BRIDGE MODE .....	137
TABLE 10-2 PCI INTERRUPTS TO PCIe INTERRUPT MESSAGES MAPPING IN FORWARD BRIDGE MODE .....	137
TABLE 14-1 INSTRUCTION REGISTER CODES .....	141
TABLE 14-2 JTAG DEVICE ID REGISTER .....	142
TABLE 14-3 JTAG BOUNDARY SCAN REGISTER DEFINITION .....	142
TABLE 16-1 POWER SEQUENCING AND RESET SIGNAL TIMINGS .....	150
TABLE 17-1 ABSOLUTE MAXIMUM RATINGS .....	151
TABLE 17-2 DC ELECTRICAL CHARACTERISTICS .....	151
TABLE 17-3 PCI BUS TIMING PARAMETERS .....	152
TABLE 17-4 PCIe REFERENCE CLOCK TIMING PARAMETERS .....	153
TABLE 17-5 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT CHARACTERISTICS .....	153
TABLE 17-6 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT CHARACTERISTICS .....	154
TABLE 17-7 OPERATING AMBIENT TEMPERATURE .....	154


## LIST OF FIGURES

FIGURE 1-1 PI7C9X130 TOPOLOGY .....	15
FIGURE 3-1 PCI / PCI-X SELECTION .....	25
FIGURE 4-1 FORWARD AND NON-TRANSPARENT MODE .....	26
FIGURE 4-2 REVERSE AND TRANSPARENT MODE .....	27
FIGURE 16-1 TIMING SEQUENCE WITH UNDETERMINED I/O STATE .....	149
FIGURE 16-2 RECOMMENDED POWER SEQUENCE .....	149
FIGURE 16-3 INITIAL POWER-UP .....	150
FIGURE 17-1 PCI SIGNAL TIMING CONDITIONS .....	152
FIGURE 18-1 TOP VIEW DRAWING .....	155
FIGURE 18-2 BOTTOM VIEW DRAWING .....	156
FIGURE 18-3 PACKAGE OUTLINE DRAWING .....	157
FIGURE 18-4 PART MARKING .....	157

## 1 INTRODUCTION

PI7C9X130 is a PCIe-to-PCI/PCI-X bridge. PI7C9X130 is compliant with the *PCI Express Base Specification*, Revision 1.1, the *PCI Express Card Electromechanical Specification*, Revision 1.1, the *PCI Local Bus Specification*, Revision 3.0 and *PCI Express to PCI/PCI-X Bridge Specification*, Revision 1.0. PI7C9X130 supports transparent and non-transparent mode of operations. Also, PI7C9X130 supports forward and reverse bridging. In forward bridge mode, PI7C9X130 has an x4 PCI Express upstream port and a 64-bit PCI/PCI-X downstream port. The 64-bit PCI-X downstream port is 133MHz capable (see). In reverse bridge mode, PI7C9X130 has a 64-bit PCI-X upstream port and an x4 PCI Express downstream port. PI7C9X130 configuration registers are backward compatible with existing PCI bridge software and firmware. No modification of PCI bridge software and firmware is needed for the original operation.

**Figure 1-1 PI7C9X130 Topology**



### 1.1 PCI EXPRESS FEATURES

- Compliant with PCI Express Base Specification, Revision 1.1
- Compliant with PCI Express Card Electromechanical Specification, Revision 1.1
- Compliant with PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- Physical Layer interface (x4 link with 2.5Gb/s data rate)
- Lane polarity toggle
- Virtual isochronous support (upstream TC1-7 generation, downstream TC1-7 mapping)
- ASPM support
- Beacon support
- CRC (16-bit), LCRC (32-bit)
- ECRC and advanced error reporting
- PRBS (Pseudo Random Bit Sequencing) generator/checker for chip testing
- Maximum payload size to 512 bytes



## 1.2 PCI/PCI-X FEATURES

- Compliant with PCI Local Bus Specification, Revision 3.0
- Compliant with PCI-to-PCI Bridge Architecture Specification, Revision 1.2
- Compliant with PCI Bus PM Interface Specification, Revision 1.1
- Compliant with PCI Hot-Plug Specification, Revision 1.1
- Compliant with PCI Mobile Design Guide, Version 1.1
- Compliant with PCI-X Protocol Addendum to the PCI Local Bus Specification, Revision 2.0a
- PME support
- 3.3V PCI signaling with 5V I/O tolerance
- Provides two level arbitration support for six PCI Bus masters
- 16-bit address decode for VGA
- Subsystem Vendor and Subsystem Device IDs support
- PCI INT interrupt or MSI Function support

## 1.3 GENERAL FEATURES

- Compliant with Advanced Configuration and Power Interface Specification (ACPI), Revision 2.0b
- Compliant with System Management (SM) Bus, Version 2.0
- Forward bridging (PCI Express as primary bus, PCI as secondary bus)
- Reverse bridging (PCI as primary bus, PCI Express as secondary bus)
- Transparent mode support
- Non-transparent mode Support
- GPIO support (4 bi-directional pins)
- Power Management (including ACPI, CLKRUN\_L, PCI\_PM)
- Masquerade Mode (pre-loadable vendor, device, and revision IDs)
- EEPROM (I2C) Interface
- Industrial Temp Compliant (-40°C ~ +85°C)
- SM Bus Interface
- Auxiliary powers (VAUX, VDDAUX, VDDCAUX) support
- Power consumption at about 1.5 Watt in typical condition
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. “Green” Device (Note 3)

### Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

## 2 PIN DEFINITION

### 2.1 SIGNAL TYPES

TYPE OF SIGNAL	DESCRIPTION
B	Bi-directional
I	Input
IU	Input with pull-up
ID	Input with pull-down
IOD	Bi-directional with open drain output
OD	Open drain output
O	Output
P	Power
G	Ground

“\_L” in signal name indicates Active LOW signal

### 2.2 PCI EXPRESS SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
REFCLKP REFCLKN	D2, D1	I	<b>Reference Clock Input s:</b> Connect to external 100MHz differential clock. These signals require AC coupled with 0.1uF capacitors.
RAP RAN	F2, F1	I	<b>PCI Express data input s:</b> Differential data receiver input signals for lane A
RBP RBN	H2, H1	I	<b>PCI Express data input s:</b> Differential data receiver input signals for lane B
RCP RCN	K2, K1	I	<b>PCI Express data input s:</b> Differential data receiver input signals for lane C
RDP RDN	M2, M1	I	<b>PCI Express data input s:</b> Differential data receiver input signals for lane D
TAP TAN	E4, E3	O	<b>PCI Express data outputs:</b> Differential data transmitter output signals for lane A
TBP TBN	G4, G3	O	<b>PCI Express data outputs:</b> Differential data transmitter output signals for lane B
TCP TCN	J4, J3	O	<b>PCI Express data outputs:</b> Differential data transmitter output signals for lane C
TDP TDN	L4, L3	O	<b>PCI Express data outputs:</b> Differential data transmitter output signals for lane D
RREF	H4	I	<b>Resistor Reference:</b> It is used to connect an external resistor (2.1K Ohm +/- 1%) to VSS to provide a reference current for the driver and equalization circuit.
PERST_L	P1	B	<b>PCI Express Fundamental Reset:</b> PI7C9X130 uses this reset to initialize the internal state machines.

## 2.3 PCI SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
AD [31:0]	D5, A6, B6, C6, D6, A7, B7, C7, A8, B8, C8, D8, A9, B9, C9, D9, G16, G15, G14, G13, H16, H15, H14, H13, J15, J14, J13, K16, K15, K14, K13, L16	B	<b>Address / Data:</b> Multiplexed address and data bus. Address phase is aligned with first clock of FRAME_L assertion. Data phase is aligned with IRDY_L or TRDY_L assertion. Data is transferred on rising edges of FBCLKIN when both IRDY_L and TRDY_L are asserted. During bus idle (both FRAME_L and IRDY_L are de-asserted), PI7C9X130 drives AD [31:0] to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
AD [63:32]	N11, P11, R11, T11, N12, P12, R12, T12, R13, T13, P14, R14, T14, T15, R15, R16, D16, C15, C16, B16, B15, A15, C14, B14, C13, B13, A13, D12, C12, B12, A12, D11	B	<b>Upper 32-bit Address / Data:</b> Multiplexed address and data bus. Address phase is aligned with first clock of FRAME_L assertion. Data phase is aligned with IRDY_L or TRDY_L assertion. Data is transferred on rising edges of FBCLKIN when both IRDY_L and TRDY_L are asserted. During bus idle (both FRAME_L and IRDY_L are de-asserted), PI7C9X130 drives AD [63:32] to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
CBE [3:0]	D7, A10, F13, J16	B	<b>Command / Byte Enables (Active LOW):</b> Multiplexed command at address phase and byte enable at data phase. During address phase, the initiator drives commands on CBE [3:0] signals to start the transaction. If the command is a write transaction, the initiator will drive the byte enables during data phase. Otherwise, the target will drive the byte enables during data phase. During bus idle, PI7C9X130 drives CBE [3:0] signals to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
CBE [7:4]	P13, P15, A14, C11	B	<b>Upper 4-bit Command / Byte Enables (Active LOW):</b> Multiplexed command at address phase and byte enable at data phase. During address phase, the initiator drives commands on CBE [3:0] signals to start the transaction. If the command is a write transaction, the initiator will drive the byte enables during data phase. Otherwise, the target will drive the byte enables during data phase. During bus idle, PI7C9X130 drives CBE [7:4] signals to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
PAR	F14	B	<b>Parity Bit:</b> Parity bit is an even parity (i.e. even number of 1's), which generates based on the values of AD [31:0], CBE [3:0]. If PI7C9X130 is an initiator with a write transaction, PI7C9X130 will tri-state PAR. If PI7C9X130 is a target and a write transaction, PI7C9X130 will drive PAR one clock after the address or data phase. If PI7C9X130 is a target and a read transaction, PI7C9X130 will drive PAR one clock after the address phase and tri-state PAR during data phases. PAR is tri-stated one cycle after the AD lines are tri-stated. During bus idle, PI7C9X130 drives PAR to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
PAR64	D15	B	<b>Parity Bit for Upper 32-bit:</b> Parity bit is an even parity (i.e. even number of 1's), which generates based on the values of AD [63:32], CBE [7:4]. If PI7C9X130 is an initiator with a write transaction, PI7C9X130 will tri-state PAR64. If PI7C9X130 is a target and a write transaction, PI7C9X130 will drive PAR64 one clock after the address or data phase. If PI7C9X130 is a target and a read transaction, PI7C9X130 will drive PAR64 one clock after the address phase and tri-state PAR64 during data phases. PAR64 is tri-stated one cycle after the AD lines are tri-stated. During bus idle, PI7C9X130 drives PAR64 to a valid logic level when arbiter is parking to PI7C9X130 on PCI bus.
FRAME_L	B10	B	<b>FRAME (Active LOW):</b> Driven by the initiator of a transaction to indicate the beginning and duration an access. The de-assertion of FRAME_L indicates the final data phase signaled by the initiator in burst transfers. Before being tri-stated, it is driven to a de-asserted state for one cycle.

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
IRDY_L	C10	B	<b>IRDY (Active LOW):</b> Driven by the initiator of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not de-asserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
TRDY_L	D10	B	<b>TRDY (Active LOW):</b> Driven by the target of a transaction to indicate its ability to complete current data phase on the primary side. Once asserted in a data phase, it is not de-asserted until the end of the data phase. Before tri-stated, it is driven to a de-asserted state for one cycle.
DEVSEL_L	A11	B	<b>Device Select (Active LOW):</b> Asserted by the target indicating that the device is accepting the transaction. As a master, PI7C9X130 waits for the assertion of this signal within 5 cycles of FRAME_L assertion; otherwise, terminate with master abort. Before tri-stated, it is driven to a de-asserted state for one cycle.
STOP_L	B11	B	<b>STOP (Active LOW):</b> Asserted by the target indicating that the target is requesting the initiator to stop the current transaction. Before tri-stated, it is driven to a de-asserted state for one cycle.
LOCK_L	E13	B	<b>LOCK (Active LOW):</b> Asserted by the initiator for multiple transactions to complete. PI7C9X130 does not support any upstream LOCK transaction.
IDSEL	M13	I	<b>Initialization Device Select:</b> Used as a chip select line for Type 0 configuration access to bridge's configuration space.
PERR_L	F16	B	<b>Parity Error (Active LOW):</b> Asserted when a data parity error is detected for data received on the PCI bus interface. Before being tri-stated, it is driven to a de-asserted state for one cycle.
SERR_L	F15	IOD	<b>System Error (Active LOW):</b> Can be driven LOW by any device to indicate a system error condition. If SERR control is enabled, PI7C9X130 will drive this pin on: <ul style="list-style-type: none"> <li>▪ Address parity error</li> <li>▪ Posted write data parity error on target bus</li> <li>▪ Master abort during posted write transaction</li> <li>▪ Target abort during posted write transaction</li> <li>▪ Posted write transaction discarded</li> <li>▪ Delayed write request discarded</li> <li>▪ Delayed read request discarded</li> <li>▪ Delayed transaction master timeout</li> <li>▪ Errors reported from PCI Express port (advanced error reporting) in transparent mode.</li> </ul> This signal is an open drain buffer that requires an external pull-up resistor for proper operation.
REQ_L [5:0]	P3, N3, T2, R2, P2, R1	I	<b>Request (Active LOW):</b> REQ_Ls are asserted by bus master devices to request for transactions on the PCI bus. The master devices de-assert REQ_Ls for at least 2 PCI clock cycles before asserting them again. If the device is in reverse mode or if external arbiter is selected (CFN_L=1), REQ_L [0] will be the bus grant input to PI7C9X130. Also, REQ_L [5:2] will become the GPI [3:0].
GNT_L [5:0]	T5, R5, P5, N5, T4, R4	O	<b>Grant (Active LOW):</b> PI7C9X130 asserts GNT_Ls to release PCI bus control to bus master devices. During idle and all GNT_Ls are de-asserted and arbiter is parking to PI7C9X130, PI7C9X130 will drive AD, CBE, and PAR to valid logic levels. If the device is in reverse mode or if external arbiter is selected (CFN_L=1), GNT_L [0] will be the bus request from PI7C9X130 to external arbiter. Also, GNT_L [5:2] will become the GPO [3:0].
REQ64_L	D14	B	<b>Request for 64-bit transfer (Active LOW):</b> PI7C9X130 asserts REQ64_L to request for 64-bit transactions on the PCI bus when PI7C9X130 is the bus master. REQ64_L is an input when PI7C9X130 is a target device.
ACK64_L	E16	B	<b>Acknowledge for 64-bit transfer (Active LOW):</b> When PI7C9X130 is a target device and drives ACK64_L to signal the bus master to use 64-bit transfer. When PI7C9X130 is the bus master, ACK64_L is an input.
CLKOUT [6:0]	N10, T9, R9, P9, N9, T8, R8	O	<b>PCI Clock Outputs:</b> PCI clock outputs are derived from the CLKIN and provide clocking signals to external PCI Devices.
RESET_L	N7	B	<b>RESET_L (Active LOW):</b> When RESET_L active, all PCI signals should be asynchronously tri-stated.

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
INTA_L INTB_L INTC_L INTD_L	P4 R6 T10 N15	IOD	<b>Interrupt:</b> Signals are asserted to request an interrupt. After asserted, it can be cleared by the device driver. INTA_L, INTB_L, INTC_L, INTD_L signals are inputs and asynchronous to the clock in the forward mode. In reverse mode, INTA_L, INTB_L, INTC_L, and INTD_L are open drain buffers for sending interrupts to the host interrupt controller.
FBCLKIN	B4	I	<b>Feedback Clock Input:</b> It connects to one of the CLKOUT [6:0] Output Signals and provides internal clocking to PI7C9X130 PCI bus interface.
CLKIN / M66EN	T6	I	<b>PCI Clock Input:</b> PCI Clock Input Signal connects to an external clock source. The PCI Clock Outputs CLKOUT [6:0] pins are derived from CLKIN Input. <b>M66EN Input:</b> It is driven high or low to enable the internal clock generator to provide clock outputs to CLKOUT[6:0] pins.

## 2.4 MODE SELECT AND STRAPPING SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
TM2	P16	I	<b>Mode Select 2:</b> TM2 is a strapping pin. When TM2 is strapped low for normal operations and strapped high for testing functions. See table 3-1 for mode selection and 3-2 for strapping control for details.
TM1	A3	I	<b>Mode Select 1:</b> Mode Selection Pin to select EEPROM or SM Bus. TM1=0 for EEPROM (I2C) support and TM1=1 for SM Bus support. TM1 is also a strapping pin. See table 3-1 mode selection and 3-2 for strapping control.
TM0	A2	I	<b>Mode Select 0:</b> Mode Selection Pin to select transparent or non-transparent mode. TM0=0 for transparent bridge function mode and TM0=1 for non-transparent bridge function mode. TM0 is also a strapping pin. See table 3-1 for mode selection and 3-2 for strapping control.
MSK_IN	N16	I	<b>Mask Input for CLKOUT:</b> When it is strapped to high, hot-plug is enabled. See table 3-2 for strapping control.
REVRSB	N14	I	<b>Forward or Reverse Bridging Pin:</b> REVRSB pin controls the Forward (REVRSB=0) or Reverse (REVRSB=1) Bridge Mode of PI7C9X130. This pin is also a strapping pin. See table 3-1 for mode selection.
CFN_L	P7	ID	<b>Bus Central Function Control Pin (Active Low):</b> To enable the internal arbiter, CFN_L pin should be tied low. When it's tied high, an external arbiter is required to arbitrate the bus. In external arbiter mode, REQ_L [0] is re-configured to be the secondary bus grant input, and GNT_L [0] is reconfigured to be the secondary bus request output. Also, REQ_L [5:2] and GNT_L [5:2] become GPI [3:0] and GPO [3:0] respectively if external arbiter is selected. CFN_L has a weak internal pull-down resistor. See table 3-1 for mode selection.

## 2.5 JTAG BOUNDARY SCAN SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
TCK	L13	IU	<b>Test Clock:</b> TCK is the test clock to synchronize the state information and data on the PCI bus side of PI7C9X130 during boundary scan operation. At normal operation mode, this pin should be left open (NC).
TMS	M16	IU	<b>Test Mode Select:</b> TMS controls the state of the Test Access Port (TAP) controller. At normal operation mode, this pin should be pulled low through a 1K-Ohm pull-down resistor.
TDO	M14	O	<b>Test Data Output:</b> TDO is the test data output and connects to the end of the JTAG scan chain. At normal operation mode, this pin should be left open (NC).

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
TDI	M15	IU	<b>Test Data Input:</b> TDI is the test data input and connects to the beginning of the JTAG scan chain. It allows the test instructions and data to be serially shifted into the PCI side of PI7C9X130. At normal operation mode, this pin should be left open (NC).
TRST_L	L14	IU	<b>Test Reset (Active LOW):</b> TRST_L is the test reset to initialize the Test Access Port (TAP) controller. At normal operation mode, this pin should be pulled low through a 1K-Ohm pull-down resistor.

## 2.6 MISCELLANEOUS SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
GPIO [6:0]	L15, R10, P10, R7, T7, N8, P8	B	<b>General Purpose I/O Data Pins:</b> The 7 general-purpose signals are programmable as either input-only or bi-directional signals by writing the GPIO output enable control register in the configuration space. See chapter 8 for more information.
SMBCLK / SCL	B5	B	<b>SMBUS / EEPROM Clock Pin:</b> When EEPROM (I2C) interface is selected (TM1=0), this pin is an output of SCL clock and connected to EEPROM clock input. When SMBUS interface is selected (TM1=1), this pin is an input for the clock of SMBUS.
SMBDAT / SDA	A5	B/IOD	<b>SMBUS / EEPROM Data Pin:</b> Data Interface Pin to EEPROM or SMBUS. When EEPROM (I2C) interface is selected (TM1=0), this pin is a bi-directional signal. When SMBUS interface is selected (TM1=1), this pin is an open drain signal.
PME_L	C5	B	<b>Power Management Event Pin:</b> Power Management Event Signal is asserted to request a change in the device or link power state.
CLKRUN_L	C4	B	<b>Clock Run Pin (Active LOW):</b> The Clock Run signal, for mobile environment, is asserted and de-asserted to indicate the status of the PCI Clock.
PCIXCAP	A4	I	<b>PCI-X Capability Pin:</b> PI7C9X130 can be forced to PCI mode if PCIXCAP is tied to ground with a capacitor (0.01uF) in parallel. If PCIXCAP is connected to ground through a capacitor (0.01uF), PI7C9X130 will be in 133MHz PCI-X mode. If PCIXCAP is connected to ground through a resistor (10K Ohm) with a capacitor (0.01uF) in parallel, PI7C9X130 will be in 66MHz PCI-X mode.
PCIXUP	B3	O	<b>PCIXCAP Pull-up driver:</b> PI7C9X130 drives this pin for PCI-X mode detection.
DEV64	E15	I	<b>Control 64-bit bus width:</b> PI7C9X130 operates with 64-bit bus when DEV64=1. When DEV64=0, PI7C9X130 operates with 32-bit bus.
SEL100	E14	I	<b>Select 100MHz frequency:</b> When SEL100=1, PI7C9X130 expects to run at 100MHz clock. When SEL100=0, PI7C9X130 expects to run at 133MHz..
HSEN	R3	I	<b>Hot Swap Enable:</b> PI7C9X130 supports hot swap when HSEN is set to high. Tie LOW if hot swap function is not used.
HSSW	T3	I	<b>Hot Swap Switch:</b> PI7C9X130 detects HSSW input to monitor the insertion or impending extraction of a board.
LOO	N6	O	<b>LED On/Off:</b> PI7C9X130 drives LOO for LED illumination that signals the operator to extract the board.
ENUM_L	P6	OD	<b>ENUM_L signal:</b> PI7C9X130 drives ENUM_L to notify the system host that either a board has been freshly inserted or is about to be extracted.

## 2.7 POWER AND GROUND PINS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
VDDA	E2, J1, J2, H3	P	<b>Analog Voltage Supply for PCI Express Interface:</b> Connect to the 1.8V Power Supply.
VDDP	G2, F3, J5, M3, N2	P	<b>Digital Voltage Supply for PCI Express Interface:</b> Connect to the 1.8V Power Supply.

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
VDDAUX	F4, L1	P	<b>Auxiliary Voltage Supply for PCI Express Interface:</b> Connect to the 1.8V Power Supply.
VTT	G1, L5	P	<b>Termination Supply Voltage for PCI Express Interface:</b> Connect to the 1.8V Power Supply.
VDDA_PLL	D3	P	<b>Analog Voltage Supply for PLL at PCI Interface:</b> Connect to the 1.8V Power Supply.
VDDP_PLL	C2	P	<b>Digital Voltage Supply for PLL at PCI Interface:</b> Connect to the 1.8V Power Supply.
VDDC	M5, M6, M11, M12, J11, H11, E11, E10, K5, A1	P	<b>Core Supply Voltage:</b> Connect to the 1.8V Power Supply.
VDDCAUX	H5	P	<b>Auxiliary Core Supply Voltage:</b> Connect to the 1.8V Power Supply.
VD33	T1, N4, M7, M8, M9, L10, L11, M10, T16, N13, L12, K12, K11, J12, H12, G11, G12, F12, A16, D13, E12, F11, E9, E8, E7, E6, E5	P	<b>I/O Supply Voltage for PCI Interface:</b> Connect to the 3.3V Power Supply for PCI I/O Buffers.
VAUX	B2	P	<b>Auxiliary I/O Supply Voltage for PCI interface:</b> Connect to the 3.3V Power Supply.
VSS	B1, C1, C3, D4, F5, E1, G5, K3, K4, L2, N1, M4, L6, K6, L7, K7, L8, L9, K8, K9, K10, J6, J7, J8, J9, J10, H8, H9, H10, G10, F10, F9, F8, F7, F6, G9, G8, G7, G6, H7, H6	P	<b>Ground:</b> Connect to Ground.

## 2.8 PIN ASSIGNMENT

Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	VDDC	E1	VSS	J1	VDDA	N1	VSS
A2	TM0	E2	VDDA	J2	VDDA	N2	VDDP
A3	TM1	E3	TAN	J3	TCN	N3	REQ_L[4] / GPI[2]
A4	PCIXCAP	E4	TAP	J4	TCP	N4	VD33
A5	SMBDAT / SDA	E5	VD33	J5	VDDP	N5	GNT_L[2] / GPO[0]
A6	AD[30]	E6	VD33	J6	VSS	N6	LOO
A7	AD[26]	E7	VD33	J7	VSS	N7	RESET_L
A8	AD[23]	E8	VD33	J8	VSS	N8	GPI0[1]
A9	AD[19]	E9	VD33	J9	VSS	N9	CLKOUT[2]
A10	CBE[2]	E10	VDDC	J10	VSS	N10	CLKOUT[6]
A11	DEVSEL_L	E11	VDDC	J11	VDDC	N11	AD[63]
A12	AD[33]	E12	VD33	J12	VD33	N12	AD[59]
A13	AD[37]	E13	LOCK_L	J13	AD[5]	N13	VD33
A14	CBE[5]	E14	SEL100	J14	AD[6]	N14	REVRSB
A15	AD[42]	E15	DEV64	J15	AD[7]	N15	INTD_L
A16	VD33	E16	ACK64_L	J16	CBE[0]	N16	MSK_IN
B1	VSS	F1	RAN	K1	RCN	P1	PERST_L
B2	VAUX	F2	RAP	K2	RCP	P2	REQ_L[1]
B3	PCIXUP	F3	VDDP	K3	VSS	P3	REQ_L[5] / GPI[3]
B4	FBCLKIN	F4	VDDAUX	K4	VSS	P4	INTA_L
B5	SMBCLK / SCL	F5	VSS	K5	VDDC	P5	GNT_L[3] / GPO[1]
B6	AD[29]	F6	VSS	K6	VSS	P6	ENUM_L

Pin	Name	Pin	Name	Pin	Name	Pin	Name
B7	AD[25]	F7	VSS	K7	VSS	P7	CFN_L
B8	AD[22]	F8	VSS	K8	VSS	P8	GPIO[0]
B9	AD[18]	F9	VSS	K9	VSS	P9	CLKOUT[3]
B10	FRAME_L	F10	VSS	K10	VSS	P10	GPIO[4]
B11	STOP_L	F11	VD33	K11	VD33	P11	AD[62]
B12	AD[34]	F12	VD33	K12	VD33	P12	AD[58]
B13	AD[38]	F13	CBE[1]	K13	AD[1]	P13	CBE[7]
B14	AD[40]	F14	PAR	K14	AD[2]	P14	AD[53]
B15	AD[43]	F15	SERR_L	K15	AD[3]	P15	CBE[6]
B16	AD[44]	F16	PERR_L	K16	AD[4]	P16	TM2
C1	VSS	G1	VTT	L1	VDDAUX	R1	REQ_L[0]
C2	VDDP_PLL	G2	VDDP	L2	VSS	R2	REQ_L[2] / GPI[0]
C3	VSS	G3	TBN	L3	TDN	R3	HSEN
C4	CLKRUN_L	G4	TBP	L4	TDP	R4	GNT_L[0]
C5	PME_L	G5	VSS	L5	VTT	R5	GNT_L[4] / GPO[2]
C6	AD[28]	G6	VSS	L6	VSS	R6	INTB_L
C7	AD[24]	G7	VSS	L7	VSS	R7	GPIO[3]
C8	AD[21]	G8	VSS	L8	VSS	R8	CLKOUT[0]
C9	AD[17]	G9	VSS	L9	VSS	R9	CLKOUT[4]
C10	IRDY_L	G10	VSS	L10	VD33	R10	GPIO[5]
C11	CBE[4]	G11	VD33	L11	VD33	R11	AD[61]
C12	AD[35]	G12	VD33	L12	VD33	R12	AD[57]
C13	AD[39]	G13	AD[12]	L13	TCK	R13	AD[55]
C14	AD[41]	G14	AD[13]	L14	TRST_L	R14	AD[52]
C15	AD[46]	G15	AD[14]	L15	GPIO[6]	R15	AD[49]
C16	AD[45]	G16	AD[15]	L16	AD[0]	R16	AD[48]
D1	REFCLKN	H1	RBN	M1	RDN	T1	VD33
D2	REFCLKP	H2	RBP	M2	RDP	T2	REQ_L[3] / GPI[1]
D3	VDDA_PLL	H3	VDDA	M3	VDDP	T3	HSSW
D4	VSS	H4	RREF	M4	VSS	T4	GNT_L[1]
D5	AD[31]	H5	VDDCAUX	M5	VDDC	T5	GNT_L[5] / GPO[3]
D6	AD[27]	H6	VSS	M6	VDDC	T6	CLKIN / M66EN
D7	CBE[3]	H7	VSS	M7	VD33	T7	GPIO[2]
D8	AD[20]	H8	VSS	M8	VD33	T8	CLKOUT[1]
D9	AD[16]	H9	VSS	M9	VD33	T9	CLKOUT[5]
D10	TRDY_L	H10	VSS	M10	VD33	T10	INTC_L
D11	AD[32]	H11	VDDC	M11	VDDC	T11	AD[60]
D12	AD[36]	H12	VD33	M12	VDDC	T12	AD[56]
D13	VD33	H13	AD[8]	M13	IDSEL	T13	AD[54]
D14	REQ64_L	H14	AD[9]	M14	TDO	T14	AD[51]
D15	PAR64	H15	AD[10]	M15	TDI	T15	AD[50]
D16	AD[47]	H16	AD[11]	M16	TMS	T16	VD33



## 3 MODE SELECTION AND PIN STRAPPING

### 3.1 FUNCTIONAL MODE SELECTION

If TM2 is strapped to low, PI7C9X130 uses TM1, TM0, CFN\_L, and REVRSB pins to select different modes of operations. These four input signals are required to be stable during normal operation. One of the sixteen combinations of normal operation can be selected by setting the logic values for the four mode select pins. For example, if the logic values are low for all four (TM1, TM0, CFN\_L, and REVRSB) pins, the normal operation will have EEPROM (I2C) support in transparent mode with internal arbiter in forward bridge mode. The designated operation with respect to the values of the TM1, TM0, CFN\_L, and REVRSB pins are defined on Table 3-1:

**Table 3-1 Functional Mode Selection**


TM2 Strapped	TM1	TM0	CFN_L	REVRSB	Functional Mode
0	0	X	X	X	EEPROM (I2C) support
0	1	X	X	X	SM Bus support
0	X	0	X	X	Transparent mode
0	X	1	X	X	Non-Transparent mode
0	X	X	0	X	Internal arbiter
0	X	X	1	X	External arbiter
0	X	X	X	0	Forward bridge mode
0	X	X	X	1	Reverse bridge mode

### 3.2 PCI/PCI-X SELECTION

The secondary interface is capable of operating in either conventional PCI mode or in PCI-X mode. PI7C9X130 controls the mode and frequency for the secondary bus by utilizing a pull-up circuit connected to PCIXCAP. There are two pull-up resistors in the circuit as recommended by the PCI-X addendum. The first resistor is a weak pull-up (56K ohms) whose value is selected to set the voltage of PCIXCAP below its low threshold when a PCI-X 66MHz device is attached to the secondary bus. The second resistor is a strong pull-up, externally wired between PCIXCAP and PCIXUP. The value of the resistor (1K ohm) is selected to set the voltage of PCIXCAP above its high threshold when all devices on the secondary are PCI-X 66MHz capable. To detect the mode and frequency of the secondary bus, PCIXUP is initially disabled and PI7C9X130 samples the value on PCIXCAP.

If PI7C9X130 sees logic LOW on PCIXCAP, one or more devices on the secondary have either pulled the signal to ground (PCI-X 66MHz capable) or tied it to ground (only capable of conventional PCI mode). To differentiate between the two conditions, PI7C9X130 then enables PCIXUP to put the strong pull-up into the circuit node. If PCIXCAP remains at logic LOW, it must be tied to ground by one or more devices, and the bus is initialized to conventional PCI mode. If PCIXUP can be pulled up, one or more devices are capable of only PCI-X 66MHz operation so the bus is initialized to PCI-X 66MHz mode. If PI7C9X130 sees logic HIGH on PCIXCAP, then all devices on the secondary bus are capable of PCI-X 100MHz or 133MHz operation. PI7C9X130 then samples SEL100 to distinguish between the 100MHz and 133MHz clock frequencies. If PI7C9X130 sees logic HIGH on SEL100, the secondary bus is initialized to PCI-X 100MHz mode. If the value is LOW, PCI-X 133MHz is initialized. These two clock frequencies allow the flexibility to support different bus loading conditions.

Figure 3-1 PCI / PCI-X Selection



### 3.3 PIN STRAPPING

If TM2 is strapped to high, PI7C9X130 uses TM1, TM0, and MSK\_IN as strapping pins. The strapping functions are listed in Table 3-2 to show the states of operations during the PCI Express PERST\_L de-assertion transition in forward bridge mode or PCI RESET\_L de-assertion transition in reverse bridge mode.

Table 3-2 Pin Strapping

TM2 Strapped	TM1 Strapped	TM0 Strapped	MSK_IN Strapped	Test Functions
1	0	0	1	PLL test
1	0	1	1	Shorten initialization test with Hot-Plug enabled
1	1	0	1	Functional loopback test
1	1	1	1	Bridge test (PRBS, IDDQ, etc.)
1	0	0	0	Reserved
1	0	1	0	Shorten initialization test with Hot-Plug disabled
1	1	0	0	Reserved
1	1	1	0	Reserved