

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







PI7C9X20303UL

PCI EXPRESS® PACKET SWITCH

DATASHEET REVISION 1.1 August 2009



3545 North 1ST Street, San Jose, CA 95134 Telephone: 1-877-PERICOM, (1-877-737-4266) FAX: 408-435-1100

Internet: http://www.pericom.com



DISCLAIMER

The information contained in this document is proprietary and confidential to Pericom Semiconductor Cooperation (PSC). No part of this document may be copied or reproduced in any form or by any means without prior written consent of PSC.

The information in this document is subjected to change without notice. PSC retains the right to make changes to this document at any time without notice. While the information contained in this document has been checked for accuracy, such information is preliminary, and PSC does not warrant the accuracy and completeness of such information. PSC does not assume any liability or responsibility for damages arising from any use of the information contained in this document.

LIFE SUPPORT POLICY

Pericom Semiconductor Corporation's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of PSC.

- 1) Life support devices or system are devices or systems which:
 - a) Are intended for surgical implant into the body or
 - b) Support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Semiconductor does not assume any responsibility for use of any circuitry described other than the circuitry embodied in a Pericom Semiconductor product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Pericom Semiconductor Corporation.

All other trademarks are of their respective companies.



REVISION HISTORY

Date	Revision Number	Description
11/27/08	0.0	Preliminary datasheet drafted
2/26/08	0.1	Corrected Chapter 5 Functional Description (multiple virtual channels)
2/20/00	0.1	Updated Chapter 6 EEPROM (0Ch)
		Updated Chapter 6 EEPROM (A0h, A2h, A4h)
		Modified Chapter 7 Registers (7.2.2 Device ID Register, 7.2.50 Replay
		Time-Out Counter Bit[13:15], 7.2.52 Switch Operation Mode Bit[14:15],
		7.2.64 PCI Express Capability Bit[24], 7.2.70 Link Status Bit[28], 7.2.99
		Power Budgeting Data, 7.2.100 Power Budget Capability)
		Updated 9.5 JTAG Boundary Scan Register Order
		Updated Chapter 3.5 Power Pins (VDDC, VDDA, VDDAUX)
		Updated Chapter 6 EEPROM (A0h, A2h, A4h)
		Updated Chapter 1 Features (Power Dissipation)
		Updated Chapter 11.1 AC Specification (VDDAUX)
		Updated Chapter 11.2 DC Specification (Power Consumption, VDDAUX)
		Updated Chapter 10 Power Management (VDDAUX)
		Updated Figure 12-1 Package outline drawing (Revision B)
		Corrected 3.1 PCI EXPRESS INTERFACE SIGNALS (DWNRST_L), 3.3
		MISCELLANEOUS SIGNALS (PORTERR, MRL_PDC, NC)
		Updated 4.1 PIN LIST of 132-PIN TQFN (A30, B5, B46)
		Modified 6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION
		REGISTERS (0Ch: B0h, 0Eh: Revision ID)
		Corrected 7.2.52 Switch Operation Mode (Upstream Port) Bit[16:31], Corrected 7.2.53 Switch Operation Mode (Downstream Port) Bit[16:31]
5/20/08	0.2	
3/20/08	0.2	Updated 1 Features (typical latency, removed peer-to-peer switching, power consumption)
		Updated Chapter 3.1 PCI Express Interface Signals (REFCLKP,
		REFCLKN)
		Updated Chapter 3.3 Miscellaneous Signals (MRL PDC to PRSNT)
		Updated 3.2 Port Configuration Signals (SLOT IMP, MRL PDC)
		Updated 4.1 Pin-List
		Modified 5.1 Physical Layer Circuit
		Updated Chapter 6.1.3 EEPROM Space Address Map (10h to 14h, 50h to
		54h)
		Modified 6.1.4 Mapping EEPROM Contents To Configuration Registers
		(0Ch: Ordering Frozen, TX SOF Latency, Surprise Down Capability Enable,
		Power Management Data Select, 20h, 22h, 24h: Removed LPVC, Added
		PMCSR, 51h, 52h, 53h, 54h, 55h, 56h)
		Updated Chapter 7.2 Transparent Mode Configuration Registers (A4h, B4h,
		B8, BCh, C0h, C4h)
		Updated 7.2.5 Revision ID Register, 7.2.27 Interrupt Pin Register, 7.2.32
		Power Management Data Register Bit[3], 7.2.46 Next Item Pointer Register, 7.2.50 Replay Time-Out Counter, 7.2.51 Acknowledge Latency Timer,
		7.5.52 Switch Operation Mode, 7.2.53 Switch Operation Mode
		(Downstream Port) Bit[16:31], 7.2.54 XPIP CSR2, 7.2.55 SSID/SSVID
		Capability ID Register, 7.2.56 Next Item Pointer Register, 7.2.57 Subsystem
		Vendor ID Register, 7.2.58 Subsystem ID Register, 7.2.65 PCI Express
		Capabilities Register Bit[19:16], 7.2.69 Link Capabilities Register Bit 19,
		7.2.86 Capability Version Bit[19:16], 7.2.93 VC Resource Control Register
		Bit [26:24], 7.2.97 Capability Version Bit[19:16]
		Updated 9.5 JTAG Boundary Scan Register Order
		Added Chapter 11.2 Power Consumption
		Corrected Chapter 11.3 DC Specifications



2008/7/10	0.3	Modified 1. Features (0.25W typical power dissipation) Modified 3.3 Miscellaneous Signals (DEQ[3] to P0_CTCDIS, HIDRV to P1_CTCDIS, P2_LODRV to CTCDIS[2], DTX[3] to TEST7, TEST2) Modified 4.1 Pin List (DEQ[3] to P0_CTCDIS, HIDRV to P1_CTCDIS, LODRV to P2_CTCDIS, DTX[3] to TEST7, TEST2) Modified 6.1.4 Mapping EEPROM Contents To Configuration Registers (0Ch, 10h, 12h, 14h) Corrected 7.2.27 Interrupt Pin Register Added 7.2.55 TL CSR Modified 11.2 Power Consumption (0.25W L0 Normal Mode with Power Saving)
9/30/08	0.4	Updated Chapter 1 Features (updated Industrial Temperature Range, 0.30 W typical in L0 normal mode) Updated Chapter 3.5 Power Pints (added GND, thermal pad, to VSS) Updated Chapter 4.1 Pin List (added GND) Updated 11.1 Absolute Maximum Ratings: Ambient Temperature with power applied Modified 11.2 Power Consumption (0.30W L0 Normal Mode with Power Saving, 0.30W L1 Normal Mode without Power Saving) Updated Chapter 12 Package Information (added Figure 12-2 Package bottom view)
11/24/08	1.0	Corrected Chapter 7.2 (8Ch - Next Item Pointer) Updated Chapter 13 Ordering Information Updated Header (UltraLo TM Family) Removed "Preliminary" and "Confidential" references
8/12/09	1.1	Updated Chapter 3.1 PCI Express Interface Signals (WAKEUP_L changed to NC) Updated Chapter 3.2 Port Configuration Signals (SLOTCLK) Updated Chapter 3.3 Miscellaneous Signals (updated PWR_SAV pin, PRSNT, SMBCLK, SMBDATA, PWR_SAV, CTCDIS, EEPD) Updated Chapter 3.4 JTAG Boundary Scan Signals (TMS, TDI, TRST_L, WAKEUP_L) Updated Chapter 5.1 Physical Layer Circuit Updated Chapter 7.2.52 and 7.2.53 Switch Operation Mode (Bit[31:16]) Updated Chapter 10 Power Management Updated Figure 12-1 Package outline drawing Updated Table 11-4 Transmitter Characteristics Updated Table 11-5 Receiver Characteristics Updated Chapter 13 Ordering Information



TABLE OF CONTENTS

1 F	FEATURES	10
2 (GENERAL DESCRIPTION	11
3 F	PIN DESCRIPTION	12
3.1		
3.2		
3.3		
3.4		
3.5	5 POWER PINS	14
4 F	PIN ASSIGNMENTS	15
4.1	PIN LIST OF 132-PIN TQFN	15
5 F	FUNCTIONAL DESCRIPTION	16
5.1		
5.2		
5.3		
5.4		
5.5		
5.6	5.6.1 PH	
_	5.6.2 PD	
_	5.6.3 NPHD	
	5.6.4 CPLH	
	5.6.5 CPLD	
5.7	7 TRANSACTION ORDERING	20
5.8		
5.9		
5.1	,	
6 E	EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS	
6.1		
-	6.1.1 AUTO MODE EERPOM ACCESS	
-	6.1.2 EEPROM MODE AT RESET	
	6.1.3 EEPROM SPACE ADDRESS MAP	
6.2		
	REGISTER DESCRIPTION	
7.1		
7.2		
	7.2.1 VENDOR ID REGISTER – OFFSET 00h	
2	7.2.2 DEVICE ID REGISTER – OFFSET 00h	32
2	7.2.3 COMMAND REGISTER – OFFSET 04h	
	7.2.4 PRIMARY STATUS REGISTER – OFFSET 04h	
	7.2.5 REVISION ID REGISTER – OFFSET 08h	
	7.2.6 CLASS CODE REGISTER – OFFSET 08h	
,	7.2.7 CACHE LINE REGISTER – OFFSET 0Ch	34



7.2.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch	34
7.2.9	HEADER TYPE REGISTER – OFFSET 0Ch	34
7.2.10	PRIMARY BUS NUMBER REGISTER – OFFSET 18h	34
7.2.11	SECONDARY BUS NUMBER REGISTER – OFFSET 18h	34
7.2.12	SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h	34
7.2.13	SECONDARY LATENCY TIMER REGISTER – OFFSET 18h	
7.2.14	I/O BASE ADDRESS REGISTER – OFFSET 1Ch	
7.2.15	I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch	
7.2.16	SECONDARY STATUS REGISTER – OFFSET 1Ch	
7.2.17	MEMORY BASE ADDRESS REGISTER – OFFSET 20h	
7.2.18	MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h	
7.2.19	PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h	
7.2.20	PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h	
7.2.21	PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h	
7.2.22	PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch	
7.2.23	I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
7.2.24	I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
7.2.25	CAPABILITY POINTER REGISTER – OFFSET 34h	
7.2.26	INTERRUPT LINE REGISTER – OFFSET 3Ch	
7.2.27	INTERRUPT PIN REGISTER – OFFSET 3Ch	
7.2.28	BRIDGE CONTROL REGISTER – OFFSET 3Ch	
7.2.29	POWER MANAGEMENT CAPABILITY ID REGISTER – OFFSET 80h	
7.2.30	NEXT ITEM POINTER REGISTER – OFFSET 80h	
7.2.31	POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET 80h	
7.2.32	POWER MANAGEMENT CAT ABIETTES REGISTER - OFF SET 84h	
7.2.33	PPB SUPPORT EXTENSIONS – OFFSET 84h	
7.2.34	DATA REGISTER – OFFSET 84h	
7.2.35	MSI CAPABILITY ID REGISTER – OFFSET 8Ch (Downstream Port Only)	
7.2.36	NEXT ITEM POINTER REGISTER – OFFSET 8Ch (Downstream Port Only)	
7.2.37	MESSAGE CONTROL REGISTER – OFFSET 8Ch (Downstream Port Only)	41
7.2.38	MESSAGE ADDRESS REGISTER – OFFSET 90h (Downstream Port Only)	71
7.2.39	MESSAGE UPPER ADDRESS REGISTER – OFFSET 90h (Downstream Port Only)	71 11
7.2.39	MESSAGE DATA REGISTER – OFFSET 98h (Downstream Port Only)	41 11
7.2.41	VPD CAPABILITY ID REGISTER – OFFSET 9Ch (Upstream Port Only)	41 11
7.2.42	NEXT ITEM POINTER REGISTER – OFFSET 9Ch (Upstream Port Only)	41
7.2.42	VPD REGISTER – OFFSET 9Ch (Upstream Port Only)	42 12
7.2.43 7.2.44	VPD DATA REGISTER – OFFSET A0h (Upstream Port Only)	42
7.2.44	VENDOR SPECIFIC CAPABILITY ID REGISTER – OFFSET A4h	
7.2.45 7.2.46	NEXT ITEM POINTER REGISTER – OFFSET A4h	
	LENGTH REGISTER – OFFSET A4h	
7.2.47	XPIP CSR0 – OFFSET A8h (Test Purpose Only)	
7.2.48		
7.2.49	XPIP CSR1 – OFFSET ACh (Test Purpose Only)	
7.2.50	REPLAY TIME-OUT COUNTER - OFFSET BOh	
7.2.51	ACKNOWLEDGE LATENCY TIMER – OFFSET B0h	
7.2.52	SWITCH OPERATION MODE - OFFSET B4h (Upstream Port)	
7.2.53	SWITCH OPERATION MODE – OFFSET B4h (Downstream Port)	
7.2.54	XPIP CSR2 – OFFSET B8h (Test Purpose Only)	
7.2.55	TL CSR – OFFSET BCh	
7.2.56	SSID/SSVID CAPABILITY ID REGISTER – OFFSET COh	
7.2.57	NEXT ITEM POINTER REGISTER – OFFSET COh	
7.2.58	SUBSYSTEM VENDOR ID REGISTER – OFFSET C4h	
7.2.59	SUBSYSTEM ID REGISTER – OFFSET C4h	
7.2.60	GPIO CONTROL REGISTER – OFFSET D8h (Upstream Port Only)	47



7.2.61	EEPROM CONTROL REGISTER - OFFSET DCh (Upstream Port Only)	48
7.2.62	EEPROM ADDRESS REGISTER - OFFSET DCh (Upstream Port Only)	49
7.2.63	EEPROM DATA REGISTER - OFFSET DCh (Upstream Port Only)	49
7.2.64	PCI EXPRESS CAPABILITY ID REGISTER – OFFSET E0h	49
7.2.65	NEXT ITEM POINTER REGISTER – OFFSET E0h	
7.2.66	PCI EXPRESS CAPABILITIES REGISTER – OFFSET E0h	
7.2.67	DEVICE CAPABILITIES REGISTER – OFFSET E4h	
7.2.68	DEVICE CONTROL REGISTER – OFFSET E8h	
7.2.69	DEVICE STATUS REGISTER – OFFSET E8h	
7.2.70	LINK CAPABILITIES REGISTER – OFFSET ECh	
7.2.71	LINK CONTROL REGISTER – OFFSET F0h	
7.2.72	LINK STATUS REGISTER – OFFSET F0h	53
7.2.73	SLOT CAPABILITIES REGISTER (Downstream Port Only) – OFFSET F4h	
7.2.74	SLOT CONTROL REGISTER (Downstream Port Only) – OFFSET F8h	55
7.2.75	SLOT STATUS REGISTER (Downstream Port Only) – OFFSET F8h	56
7.2.76	PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY ID REGISTER – OFFSET	Γ 100h.57
7.2.77	CAPABILITY VERSION – OFFSET 100h	
7.2.78	NEXT ITEM POINTER REGISTER – OFFSET 100h	
7.2.79	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h	
7.2.80	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h	
7.2.81	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch	
7.2.82	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h	
7.2.83	CORRECTABLE ERROR MASK REGISTER – OFFSET 114 h	
7.2.84	ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h	
7.2.85	HEADER LOG REGISTER – OFFSET From 11Ch to 128h	
7.2.86	PCI EXPRESS VIRTUAL CHANNEL CAPABILITY ID REGISTER – OFFSET 140h (Upstro	
7.2.87	CAPABILITY VERSION – OFFSET 140h (Upstream Only)	61
7.2.88	NEXT ITEM POINTER REGISTER - OFFSET 140h (Upstream Only)	61
7.2.89	PORT VC CAPABILITY REGISTER 1 – OFFSET 144h (Upstream Only)	
7.2.90	PORT VC CAPABILITY REGISTER 2 – OFFSET 148h (Upstream Only)	62
7.2.91	PORT VC CONTROL REGISTER - OFFSET 14Ch (Upstream Only)	62
7.2.92	PORT VC STATUS REGISTER - OFFSET 14Ch (Upstream Only)	62
7.2.93	VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h (Upstream Only)	63
7.2.94	VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h (Upstream Only)	63
7.2.95	VC RESOURCE STATUS REGISTER (0) – OFFSET 158h (Upstream Only)	64
7.2.96	PORT ARBITRATION TABLE REGISTER (0) – OFFSET 180h-1BCh (Upstream Only)	64
7.2.97	PCI EXPRESS POWER BUDGETING CAPABILITY ID REGISTER – OFFSET 20Ch	64
7.2.98	CAPABILITY VERSION – OFFSET 20Ch	64
7.2.99	NEXT ITEM POINTER REGISTER – OFFSET 20Ch	65
7.2.100		
7.2.101	POWER BUDGETING DATA REGISTER – OFFSET 214h	65
7.2.102	POWER BUDGET CAPABILITY REGISTER – OFFSET 218h	66
CLOC	K SCHEME	67
IEEE 1	149.1 COMPATIBLE JTAG CONTROLLER	68
	ISTRUCTION REGISTER	
	YPASS REGISTER	
	EVICE ID REGISTER	
	OUNDARY SCAN REGISTER	
	AG BOUNDARY SCAN REGISTER ORDER	
POWE	R MANAGEMENT	71

8

10



11 EL	ECTRICAL AND TIMING SPECIFICATIONS	72
11.2 11.3	ABSOLUTE MAXIMUM RATINGS POWER CONSUMPTION DC SPECIFICATIONS AC SPECIFICATIONS	
	CKAGE INFORMATION	
13 OR	DERING INFORMATION	77



TABLE OF FIGURES

FIGURE 6-1 SMBUS ARCHITECTURE IMPLEMENTATION ON PI7C9X20303UL	20
FIGURE 12-1 PACKAGE OUTLINE DRAWING	
FIGURE 12-2 PACKAGE BOTTOM VIEW.	
FIGURE 12-2 FACKAGE BUTTOM VIEW	/0
LIST OF TABLES	
TABLE 5-1 NOMINAL DRIVER CURRENT VALUES (INOM)	16
TABLE 5-2 RATIO OF ACTUAL CURRENT AND NOMINAL CURRENT	
TABLE 5-3 DE-EMPHASIS LEVEL VERSUS DEQ [3:0]	17
TABLE 5-4 SUMMARY OF PCI EXPRESS ORDERING RULES.	
TABLE 6-1 SMBUS ADDRESS PIN CONFIGURATION	
TABLE 7-1 TABLE ENTRY SIZE IN 4 BITS	64
TABLE 8-1 INPUT CLOCK REQUIREMENTS	
TABLE 9-1 INSTRUCTION REGISTER CODES	
TABLE 9-2 JTAG DEVICE ID REGISTER	
TABLE 9-3 JTAG BOUNDARY SCAN REGISTER DEFINITION	69
TABLE 11-1 ABSOLUTE MAXIMUM RATINGS.	
TABLE 11-2 PI7C9X303UL POWER DISSIPATION	
TABLE 11-3 DC ELECTRICAL CHARACTERISTICS	
TABLE 11-4 TRANSMITTER CHARACTERISTICS.	
TABLE 11-5 RECEIVER CHARACTERISTICS	74



1 Features

- 3-lane PCI Express Switch with 3 PCI Express ports
- Non-blocking full-wired switching capability at 12 Gbps when all 3 ports are enabled
- Supports "Cut-through" (Default) as well as "Store and Forward" mode for packet switching
- 150 ns typical latency for packet routed through Switch without blocking
- Strapped pins configurable with optional EEPROM or SMBus
- SMBus interface support
- Compliant with System Management (SM) Bus, Version 1.0
- Compliant with PCI Express Base Specification Revision 1.1
- Compliant with PCI Express CEM Specification Revision 1.1
- Compliant with PCI-to-PCI Bridge Architecture Specification Revision 1.2
- Compliant with Advanced Configuration Power Interface (ACPI) Specification
- Reliability, Availability and Serviceability
 - Supports Data Poisoning and End-to-End CRC
 - Advanced Error Reporting and Logging
 - IEEE 1149.6 JTAG interface support
- Advanced Power Saving
 - Empty downstream ports are set to idle state to minimize power consumption
- Link Power Management
 - Supports L0, L0s, L1, L2, L2/L3_{Ready} and L3 link power states
 - Active state power management for L0s and L1 states
- Device State Power Management
 - Supports D0, D3_{Hot} and D3_{Cold} device power states
 - 3.3V Aux Power support in D3_{Cold} power state
- Port Arbitration: Round Robin (RR), Weighted RR and Time-based Weighted RR
- Supports up to 256-byte maximum payload size
- Programmable driver current and de-emphasis level at each individual port
- Low Power Dissipation at 0.30 W typical in L0 normal mode, 0.15 W typical in L1 standby mode
- Industrial Temperature Range -40° to 85°C
- 132-pin TQFN 10mm x 10mm package





2 GENERAL DESCRIPTION

Similar to the role of PCI/PCIX Bridge in PCI/PCIX bus architecture, the function of PCI Express (PCIE) Switch is to expand the connectivity to allow more end devices to be reached by host controllers in PCIE serial interconnect architecture. The 3-lane PCIE Switch can be configured as 3-port type combinations. It provides users the flexibility to expand or fan-out the PCI Express lanes based on their application needs. For some systems that do not need all the 3 lanes, the unused lanes can be disabled to reduce power consumption.

In the PCI Express Architecture, the PCIE Switch forwards posted and non-posted requests and completion packets in either downstream or upstream direction concurrently as if a virtual PCI Bridge is in operation on each port. By visualizing the port as a virtual Bridge, the Switch can be logically viewed as two-level cascaded multiple virtual PCI-to-PCI Bridges, where one upstream-port Bridge sits on all downstream-port Bridges. Similar to a PCI Bridge during enumeration, each port is given a unique bus number, device number, and function number by the initiating software. The bus number, device number, and function number are combined to form a destination ID for each specific port. In addition to that, the memory-map and IO address ranges are exclusively allocated to each port as well. After the software enumeration is finished, the packets are routed to the dedicated port based on the embedded address or destination ID. To ensure the packet integrity during forwarding, the Switch is not allowed to split the packets to multiple small packets or merge the received packets into a large transmit packet. Also, the IDs of the requesters and completers are kept unchanged along the path between ingress and egress port.

The Switch employs the architecture of Combined Input and Output Queue (CIOQ) in implementation. The main reason for choosing CIOQ is that the required memory bandwidth of input queue equals to the bandwidth of ingress port rather than increasing proportionally with port numbers as an output queue Switch does. The CIOQ at each ingress port contains separate dedicated queues to store packets. The packets are arbitrated to the egress port based on the PCIe transaction-ordering rule. For the packets without ordering information, they are permitted to pass over each other in case that the addressed egress port is available to accept them. As to the packets required to follow the ordering rule, the Head-Of-Line (HOL) issue becomes unavoidable for packets destined to different egress ports since the operation of producer-consumer model has to be retained; otherwise the system might occur hang-up problem. On the other hand, the Switch places replay buffer at each egress port to defer the packets before sending it out. This can assure the maximum throughput being achieved and therefore the Switch works efficiently. Another advantage of implementing CIOQ in PCIe Switch is that the credit announcement to the counterpart is simplified and streamlined because of the credit-based flow control protocol. The protocol requires that each ingress port maintains the credits independently without checking other ports' credit availability, which is otherwise required by pure output queue architecture.



3 PIN DESCRIPTION

3.1 PCI EXPRESS INTERFACE SIGNALS

NAME	PIN	TYPE	DESCRIPTION
REFCLKP	B42,	I	Reference Clock Input Pairs: Connect to external 100MHz
REFCLKN	B43		differential clock.
			The input clock signals must be delivered to the clock buffer cell
			through an AC-coupled interface so that only the AC information of
			the clock is received, converted, and buffered. It is recommended that a
			0.1uF be used in the AC-coupling.
PERP [2:0]	A68, B53,	I	PCI Express Data Serial Input Pairs: Differential data receive
	A58		signals in three ports.
			D (O(I) (D O' DEDDIO I DEDDIO
DED3 / [0 0]	7.55		Port 0 (Upstream Port) is PERP[0] and PERN[0]
PERN [2:0]	B57, A64,	I	Port 1 (Downstream Port) is PERP[1] and PERN[1]
	B48		Port 2 (Downstream Port) is PERP[2] and PERN[2]
PETP [2:0]	B56, B52,	0	PCI Express Data Serial Output Pairs: Differential data transmit
1 E11 [2.0]	A60	O	signals in three ports.
	7100		signatis in three ports.
PETN [2:0]	A66, A62,	0	Port 0 (Upstream Port) is PETP[0] and PETN[0]
1211 [2.0]	A61	Ü	Port 1 (Downstream Port) is PETP[1] and PETN[1]
			Port 2 (Downstream Port) is PETP[2] and PETN[2]
PERST_L	A25	I	System Reset (Active LOW): When PERST_L is asserted, the
			internal states of whole chip except sticky logics are initialized.
DWNRST_L [2:1]	B44, A52	O	Downstream Device Reset (Active LOW): It provides a reset signal
			to the devices connected to the downstream ports of Switch. The signal
			is active when either PERST_L is asserted or the device is just plugged
			into the Switch. DWNRST_L [x] corresponds to Portx, where $x = 1,2$.

3.2 PORT CONFIGURATION SIGNALS

NAME	PIN	TYPE	DESCRIPTION
SLOTCLK	B59	Ι	Slot Clock Configuration: It determines if the downstream component uses the same physical reference clock that the platform provides on the connector. When SLOTCLK is high, the platform reference clock is employed. By default, all downstream ports use the same physical
			reference clock provided by platform. The pin has internal pull-down.

3.3 MISCELLANEOUS SIGNALS

NAME	PIN	TYPE	DESCRIPTION
EECLK	A23	O	EEPROM Clock: Clock signal to the EEPROM interface.
EEPD	B19	I/O	EEPROM Data: Bi-directional serial data interface to and from the
			EEPROM. The pin is set to 1 by default. The pin has internal pull-up.
SMBCLK	B7	I	SMBus Clock: System management Bus Clock. The pin has internal
			pull-up.
SMBDATA	B8	I/O	SMBus Data: Bi-directional System Management Bus Data. The pin
			has internal pull-up.
SCAN_EN	A31	I/O	Full-Scan Enable Control: For normal operation, SCAN_EN is an
			output with a value of "0". SCAN_EN becomes an input during
			manufacturing testing.
PORTERR [2:0]	B24, A27,	О	Port PHY Error Status: These pins are used to display the PHY Error
	A26		status of the ports. When PORTERR is flashing (alternating high and
			low signals), it indicates that a PHY error is detected. When it is low,
			no PHY error is detected. PORTERR [x] is correspondent to Port x,
			where $x=0,1,2$.



NAME	PIN	TYPE	DESCRIPTION
PRSNT [2:1]	A5, A71	I	Present: When asserted low, it represents the device is present in the
	1 22, 22, 2		slot of downstream ports. Otherwise, it represents the absence of the
			device. PRSNT [x] is correspondent to Port x, where x=1,2. The pins
			have internal pull-down.
GPIO [7:0]	B13, A15,	I/O	General Purpose Input and Output: These eight general-purpose
	B12, A14,		pins are programmed as either input-only or bi-directional pins by
	B11, A13,		writing the GPIO output enable control register.
	A12, B10		When SMBus is implemented, GPIO[7:5] act as the SMBus address
			pins, which set Bit 2 to 0 of the SMBus address.
PWR_SAV	A10	I	Power Saving Mode: PWR_SAV is a strapping pin. When this pin is
			pulled high when system is reset, the Power Saving Mode is enabled.
			When this pin is pulled low when system is reset, the Power Saving
			Mode is disabled. When this pin is pulled low, it should be tied to
			ground through a pull-down resistor. When this pin is pulled high, a
			pull-up resistor should be used. The suggested value for the pull-up and
		_	pull-down resistor is 5.1K. Pin has an internal pull-down.
P0_CTCDIS	B9	I	P0/P1/P2 CTC Disable: These pins should be tied to ground through a
P1_CTCDIS	B15		pull-down resistor. The suggested value for the pull-down resistor is
P2_CTCDIS	A18		5.1K. The pins have internal pull-down.
TEST1/3/4/5/6/7	A17, A8, B6,	I	Test1/3/4/5/6/7: These pins are for internal test purpose.
	A7, A70, B18		Test1/3/4/5/6/7 should be tied to ground through a pull-down resistor.
TEGT2	120	· ·	The suggested value for the pull-down resistor is 5.1K.
TEST2	A38	I	Test2: This pin is for internal test purpose. Test2 should be tied to 3.3V through a pull-up resistor. The suggested
			value for the pull-up resistor is 5.1K.
NC	A1, A2, A3,		Not Connected: These pins can be left floating.
INC	A16, A19,		Not Connected: These pins can be left floating.
	A10, A19, A20, A24,		
	A30, A35,		
	A36, A37,		
	A39, A40,		
	A42, A46,		
	A48, A49,		
	A50, A53,		
	A54, A55,		
	A56, A59,		
	A72, B4, B5,		
	B28, B33,		
	B34, B39,		
	B40, B46		

3.4 JTAG BOUNDARY SCAN SIGNALS

NAME	PIN	TYPE	DESCRIPTION
TCK	B27	I	Test Clock: Used to clock state information and data into and out of
			the chip during boundary scan. When JTAG boundary scan function is
			not implemented, this pin should be left open (NC).
TMS	A34	I	Test Mode Select: Used to control the state of the Test Access Port
			controller. The pin has internal pull-up. When JTAG boundary scan
			function is not implemented, this pin should be pulled low through a
			5.1K pull-down resistor.
TDO	A32	О	Test Data Output: When SCAN_EN is high, it is used (in conjunction
			with TCK) to shift data out of the Test Access Port (TAP) in a serial bit
			stream. When JTAG boundary scan function is not implemented, this
			pin should be left open (NC).
TDI	B29	I	Test Data Input: When SCAN_EN is high, it is used (in conjunction
			with TCK) to shift data and instructions into the TAP in a serial bit
			stream. The pin has internal pull-up. When JTAG boundary scan
			function is not implemented, this pin should be left open (NC).
TRST_L	B31	I	Test Reset (Active LOW): Active LOW signal to reset the TAP
			controller into an initialized state. The pin has internal pull-up. When
			JTAG boundary scan function is not implemented, this pin should be
			pulled low through a 5.1K pull-down resistor.



3.5 POWER PINS

NAME	PIN	TYPE	DESCRIPTION
VDDC	A9, A21, A28, A29, A33, A41, A47, A57, A67, A69, B2, B14, B20, B22, B49	P	VDDC Supply (1.0V): Used as digital core power pins.
VDDR	A6, A11, A22, B17, B23, B26, B47, B58	Р	VDDR Supply (3.3V): Used as digital I/O power pins.
VDDA	A44, A45, A51, A65, B37, B54	Р	VDDA Supply (1.0V): Used as analog power pins.
VDDAUX	A43, A63, B3	P	VDDAUX Supply (1.0V): Used as auxiliary core power pins.
VAUX	A4	P	VAUX Supply (3.3V): Used as auxiliary I/O power pins.
VTT	B35, B38, B51, B55	Р	Transmit Termination Voltage (1.5V): Provides driver termination voltage at transmitter. Should be given the same consideration as VDDAUX.
VSS	B1, B16, B21, B25, B30, B32, B36, B41, B45, B50, B60, GND	Р	VSS Ground: Used as ground pins. GND: The central thermal pad underneath the package should be connected to ground.



4 PIN ASSIGNMENTS

4.1 PIN LIST of 132-PIN TQFN

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A 1	NC	A34	TMS	A67	VDDC	B28	NC
12	NC	A35	NC	A68	PERP[2]	B29	TDI
13	NC	A36	NC	A69	VDDC	B30	VSS
\ 4	VAUX	A37	NC	A70	TEST6	B31	TRST L
A 5	PRSNT[2]	A38	TEST2	A71	PRSNT[1]	B32	VSS
16	VDDR	A39	NC	A72	NC	B33	NC
\ 7	TEST5	A40	NC	B1	VSS	B34	NC
18	TEST3	A41	VDDC	B2	VDDC	B35	VTT
19	VDDC	A42	NC	В3	VDDAUX	B36	VSS
110	PWR SAV	A43	VDDAUX	B4	NC	B37	VDDA
\ 11	VDDR	A44	VDDA	B5	NC	B38	VTT
A 12	GPIO[1]	A45	VDDA	В6	TEST4	B39	NC
113	GPIO[2]	A46	NC	В7	SMBCLK	B40	NC
114	GPIO[4]	A47	VDDC	B8	SMBDATA	B41	VSS
115	GPIO[6]	A48	NC	В9	P0 CTCDIS	B42	REFCLKP
116	NC	A49	NC	B10	GPIO[0]	B43	REFCLKN
117	TEST1	A50	NC	B11	GPIO[3]	B44	DWNRST_L[2]
118	P2 CTCDIS	A51	VDDA	B12	GPIO[5]	B45	VSS
119	NC	A52	DWNRST L[1]	B13	GPIO[7]	B46	NC
120	NC	A53	NC	B14	VDDC	B47	VDDR
121	VDDC	A54	NC	B15	P1_CTCDIS	B48	PERN[0]
122	VDDR	A55	NC	B16	VSS	B49	VDDC
123	EECLK	A56	NC	B17	VDDR	B50	VSS
124	NC	A57	VDDC	B18	TEST7	B51	VTT
125	PERST_L	A58	PERP[0]	B19	EEPD	B52	PETP[1]
126	PORTERR[0]	A59	NC	B20	VDDC	B53	PERP[1]
127	PORTERR[1]	A60	PETP[0]	B21	VSS	B54	VDDA
128	VDDC	A61	PETN[0]	B22	VDDC	B55	VTT
129	VDDC	A62	PETN[1]	B23	VDDR	B56	PETP[2]
130	NC	A63	VDDAUX	B24	PORTERR[2]	B57	PERN[2]
\ 31	SCAN_EN	A64	PERN[1]	B25	VSS	B58	VDDR
A32	TDO	A65	VDDA	B26	VDDR	B59	SLOTCLK
A 33	VDDC	A66	PETN[2]	B27	TCK	B60	VSS
GND	VSS			_	•	•	•



5 FUNCTIONAL DESCRIPTION

Multiple virtual PCI-to-PCI Bridges (VPPB), connected by a virtual PCI bus, reside in the Switch. Each VPPB contains the complete PCIe architecture layers that consist of the physical, data link, and transaction layer. The packets entering the Switch via one of VPPBs are first converted from serial bit-stream into parallel bus signals in physical layer, stripped off the link-related header by data link layer, and then relayed up to the transaction layer to extract out the transaction header. According to the address or ID embedded in the transaction header, the entire transaction packets are forwarded to the destination VPPB for formatting as a serial-type PCIe packet through the transmit circuits in the data link layer and physical layer. The following sections describe these function elements for processing PCIe packets within the Switch.

5.1 PHYSICAL LAYER CIRCUIT

The physical layer circuit design is based on the PHY Interface for PCI Express Architecture (PIPE). It contains Physical Media Attachment (PMA) and Physical Coding Sub-layer (PCS) blocks. PMA includes Serializer/ Deserializer (SERDES), PLL¹, Clock Recovery module, receiver detection circuits, electrical idle detector, and input/output buffers. PCS consists of framer, 8B/10B encoder/decoder, receiver elastic buffer, and PIPE PHY control/status circuitries. To provide the flexibility for port configuration, each lane has its own control and status signals for MAC to access individually. In addition, a pair of PRBS generator and checker is included for PHY built-in self test. The main functions of physical layer circuits include the conversion between serial-link and parallel bus, provision of clock source for the Switch, resolving clock difference in receiver end, and detection of physical layer errors.

In order to meet the different application needs, the driving current and equalization of each transmitting channels can be adjusted using EEPROM individually. The driver current of each channel is set to 20mA in default mode. To change the current value, the user can program the EEPROM for nominal value (HIDRV, LODRV) or actual value (DTX [3:0]), which is a scaled multiple of Inom. The following tables illustrate the possible transmitted current values the chip provides.

Table 5-1 Nominal Driver Current Values (Inom)

HIDRV	LODRV	NOMINAL DRIVER CURENT
0	0	20 mA
0	1	10 mA
1	0	28 mA
1	1	Reserved

Table 5-2 Ratio of Actual Current and Nominal Current

DTX [3:0]	ACTUAL CURRENT / NOMINAL CURRENT
0000	1.00
0001	1.05
0010	1.10
0011	1.15
0100	1.20
0101	1.25
0110	1.30

¹ Multiple lanes could share the PLL.

_



DTX [3:0]	ACTUAL CURRENT / NOMINAL CURRENT
0111	1.35
1000	0.60
1001	0.65
1010	0.70
1011	0.75
1100	0.80
1101	0.85
1110	0.90
1111	0.95

The equalization function of transmitting channels can optimize the driver current for different back-plane lengths and materials. The table shown below lists the combinations of de-emphasized driver current (I_{TX} – I_{EQ}) to non-de-emphasized driver current (I_{TX}) for different values of DEQ [3:0].

Table 5-3 De-emphasis Level versus DEQ [3:0]

DEQ [3:0]	$(\mathbf{I}_{\mathrm{TX}} - \mathbf{I}_{\mathrm{EQ}}) / \mathbf{I}_{\mathrm{TX}}$	De-emphasis (dB)
0000	1.00	0.00
0001	0.96	-0.35
0010	0.92	-0.72
0011	0.88	-1.11
0100	0.84	-1.51
0101	0.80	-1.94
0110	0.76	-2.38
0111	0.72	-2.85
1000	0.68	-3.35
1001	0.64	-3.88
1010	0.60	-4.44
1011	0.56	-5.04
1100	0.52	-5.68
1101	0.48	-6.38
1110	0.44	-7.13
1111	0.40	-7.96

By default, the DEQ is set to "1000" to conform to the PCI Express specification, which calls for a de-emphasis level of between -3 dB and -4 dB.

In order to improve the data stream integrity across the channels, the receiver of each port of the Switch includes a reception equalizer to mitigate the effects of ISI. The reception equalizer is implemented as a selectable high-pass filter at the input node, and it is capable of removing as much as 0.4UI of ISI related jitter. The following table shows a simple guideline for selecting the appropriate value to adapt with different lengths or connector numbers in various applications.

Table 5-4 Rx Equalizer Settings (RXEQCTL)

RXEQCTL [1]	RXEQCTL [0]	Rx Eq Setting	Input Jitter	Channel Length
0	0	Max Rx Eq	> 0.25 UI	> 20" and two or more
				connectors
0	1	Min Rx Eq	Between 0.1 UI	Between 8" and 20" and up to
			and 0.25 UI	two connectors
1	X		< 0.1 UI	8" or less, up to one connector





5.2 DATA LINK LAYER (DLL)

The Data Link Layer (DLL) provides a reliable data transmission between two PCI Express points. An ACK/NACK protocol is employed to guarantee the integrity of the packets delivered. Each Transaction Layer Packet (TLP) is protected by a 32-bit LCRC for error detection. The DLL receiver performs LCRC calculation to determine if the incoming packet is corrupted in the serial link. If an LCRC error is found, the DLL transmitter would issue a NACK data link layer packet (DLLP) to the opposite end to request a re-transmission, otherwise an ACK DLLP would be sent out to acknowledge on reception of a good TLP.

In the transmitter, a retry buffer is implemented to store the transmitted TLPs whose corresponding ACK/NACK DLLP have not been received yet. When an ACK is received, the TLPs with sequence number equals to and smaller than that carried in the ACK would be flushed out from the buffer. If a NACK is received or no ACK/NACK is returned from the link partner after the replay timer expires, then a replay mechanism built in DLL transmitter is triggered to re-transmit the corresponding packet that receives NACK or time-out and any other TLP transmitted after that packet.

Meanwhile, the DLL is also responsible for the initialization, updating, and monitoring of the flow-control credit. All of the flow control information is carried by DLLP to the other end of the link. Unlike TLP, DLLP is guarded by 16-bit CRC to detect if data corruption occurs.

In addition, the Media Access Control (MAC) block, which is consisted of LTSSM, multiple lanes deskew, scrambler/de-scrambler, clock correction from inserting skip order-set, and PIPE-related control/status circuits, is implemented to interface physical layer with data link layer.

5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)

The receiving end of the transaction layer performs header information retrieval and TC/VC mapping (see section 5.5), and it validates the correctness of the transaction type and format. If the TLP is found to contain illegal header or the indicated packet length mismatches with the actual packet length, then a Malformed TLP is reported as an error associated with the receiving port. To ensure end-to-end data integrity, a 32-bit ECRC is checked against the TLP at the receiver if the digest bit is set in header.

5.4 ROUTING

The transaction layer implements three types of routing protocols: ID-based, address-based, and implicit routing. For configuration reads, configuration writes, transaction completion, and user-defined messages, the packets are routed by their destination ID constituted of bus number, device number, and function number. Address routing is employed to forward I/O or memory transactions to the destination port, which is located within the address range indicated by the address field carried in the packet header. The packet header indicates the packet types including memory read, memory write, IO read, IO write, Message Signaling Interrupt (MSI) and user-defined message. Implicit routing is mainly used to forward system message transactions such as virtual interrupt line, power management, and so on. The message type embedded in the packet header determines the routing mechanism.

If the incoming packet can not be forwarded to any other port due to a miss to hit the defined address range or targeted ID, this is considered as Unsupported Request (UR) packet, which is similar to a master abort event in PCI protocol.





5.5 TC/VC MAPPING

The 3-bit TC field defined in the header identifies the traffic class of the incoming packets. To enable the differential service, a TC/VC mapping table at destination port that is pre-programmed by system software or EEPROM pre-load is utilized to cast the TC labeled packets into the desired virtual channel. Note that all the traffic classes are mapped to VC0, since only VC0 is available on the Switch. After the TC/VC mapping, the receive block dispatches the incoming request, completion, or data into the VC0 queues.

5.6 QUEUE

In PCI Express, it defines six different packet types to represent request, completion, and data. They are respectively Posted Request Header (PH), Posted Request Data payload (PD), Non-Posted Request Header (NPH), Non-Posted Data Payload (NPD), Completion Header (CPLH) and Completion Data payload (CPLD). Each packet with different type would be put into a separate queue in order to facilitate the following ordering processor. Since NPD usually contains one DW, it can be merged with the corresponding NPH into a common queue named NPHD.

5.6.1 PH

PH queue provides TLP header spaces for posted memory writes and various message request headers. Each header space occupies sixteen bytes to accommodate 3 DW or 4 DW headers.

5.6.2 PD

PD queue is used for storing posted request data. If the received TLP is of the posted request type and is determined to have payload coming with the header, the payload data would be put into PD queue.

5.6.3 NPHD

NPHD queue provides TLP header spaces for non-posted request packets, which include memory read, IO read, IO write, configuration read, and configuration write. Each header space takes twenty bytes to accommodate a 3-DW header, s 4-DW header, s 3-WD header with 1-DW data, and a 4-DW header with 1-DW data.

5.6.4 CPLH

CPLH queue provides TLP header space for completion packets. Each header space takes twelve bytes to accommodate a 3-DW header. Please note that there is no 4-DW completion headers.

5.6.5 CPLD

CPLD queue is used for storing completion data. If the received TLP is of the completion type and is determined to have payload coming with the header, the payload data would be put into CPLD queue.



5.7 TRANSACTION ORDERING

Within a VPPB, a set of ordering rules is defined to regulate the transactions on the PCI Express Switch including Memory, IO, Configuration and Messages, in order to avoid deadlocks and to support the Producer-Consumer model. The ordering rules defined in table 5-4 apply within a single Traffic Class (TC). There is no ordering requirement among transactions within different TC labels.

Table 5-4 Summary of PCI Express Ordering Rules

Row Pass Column	Posted Request	Read Request	Non-posted Write Request	Read Completion	Non-posted Write Completion
Posted Request	Yes/No ¹	Yes ⁵	Yes ⁵	Yes ⁵	Yes ⁵
Read Request	No ²	Yes	Yes	Yes	Yes
Non-posted Write Request	No ²	Yes	Yes	Yes	Yes
Read Completion	Yes/No ³	Yes	Yes	Yes	Yes
Non-Posted Write	Yes ⁴	Yes	Yes	Yes	Yes
Completion					

- 1. When the Relaxed Ordering Attribute bit is cleared, the Posted Request transactions including memory write and message request must complete on the egress bus of VPPB in the order in which they are received on the ingress bus of VPPB. If the Relaxed Ordering Attribute bit is set, the Posted Request is permitted to pass over other Posted Requests occurring before it.
- 2. A Read Request transmitting in the same direction as a previously queued Posted Request transaction must push the posted write data ahead of it. The Posted Request transaction must complete on the egress bus before the Read Request can be attempted on the egress bus. The Read transaction can go to the same location as the Posted data. Therefore, if the Read transaction were to pass the Posted transaction, it would return stale data.
- 3. When the Relaxed Ordering Attribute bit is cleared, a Read completion must "pull" ahead of previously queued posted data transmitting in the same direction. In this case, the read data transmits in the same direction as the posted data, and the requestor of the read transaction is on the same side of the VPPB as the completer of the posted transaction. The posted transaction must deliver to the completer before the read data is returned to the requestor. If the Relaxed Ordering Attribute bit is set, then a read completion is permitted to pass a previously queued Memory Write or Message Request.
- 4. Non-Posted Write Completions are permitted to pass a previous Memory Write or Message Request transaction. Such transactions are actually transmitting in the opposite directions and hence have no ordering relationship.
- 5. Posted Request transactions must be given opportunities to pass Non-posted Read and Write Requests as well as Completions. Otherwise, deadlocks may occur when some older Bridges that do not support delayed transactions are mixed with PCIe Switch in the same system. A fairness algorithm is used to arbitrate between the Posted Write queue and the Non-posted transaction queue.

5.8 PORT ARBITRATION

Among multiple ingress ports, the port arbitration built in the egress port determines which input traffic to be forwarded to the output port. The arbitration algorithm contains hardware fixed Round Robin, 128-phase Weighted Round-Robin and programmable 128-phase time-based WRR. The port arbitration is held within the same VC channel. Each port has port arbitration circuitries for traffic handling in VC0. At upstream port, in addition to the traffic from inter-port, the intra-port packet such as configurations completion would also join the arbitration loop to get the service in Virtual Channel 0.





5.9 FLOW CONTROL

PCI Express employs Credit-Based Flow Control mechanism to make buffer utilization more efficient. The transaction layer transmitter ensures that it does not transmit a TLP to an opposite receiver unless the receiver has enough buffer space to accept the TLP. The transaction layer receiver has the responsibility to advertise the free buffer space to an opposite transmitter to avoid packet stale. In this switch, each port has separate queues for different traffic types and the credits are on the fly sent to data link layer, which compares the current available credits with the monitored one and reports the updated credit to the counterpart. If no new credit is acquired, the credit reported is scheduled for every 30 us to prevent from link entering retrain. On the other hand, the receiver at each egress port gets the usable credits from the opposite end in a link. It would broadcast them to all the other ingress ports for gating the packet transmission.

5.10 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)

The transmit portion of transaction layer performs the following functions. They are to construct the all types of forwarded TLP generated from VC arbiter, respond with the completion packet when the local resource (i.e. configuration register) is accessed and regenerate the message that terminated at receiver to RC if acts as an upstream port.



6 EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS

The EEPROM interface consists of two pins: EECLK (EEPROM clock output) and EEPD (EEPROM bidirectional serial data). The Switch may control an ISSI IS24C04 or compatible parts using into 512x8 bits. The EEPROM is used to initialize a number of registers before enumeration. This is accomplished after PRST# is deasserted, at which time the data from the EEPROM is loaded. The EEPROM interface is organized into a 16-bit base, and the Switch supplies a 7-bit EEPROM word address. The Switch does not control the EEPROM address input. It can only access the EEPROM with address input set to 0.

The System Management Bus interface consists of two pins: SMBCLK (System Management Bus Clock input) and SMBDATA (System Management Bus Data input/ output).

6.1 EEPROM INTERFACE

6.1.1 AUTO MODE EERPOM ACCESS

The Switch may access the EEPROM in a WORD format by utilizing the auto mode through a hardware sequencer. The EEPROM start-control, address, and read/write commands can be accessed through the configuration register. Before each access, the software should check the Autoload Status bit before issuing the next start.

6.1.2 EEPROM MODE AT RESET

During a reset, the Switch will automatically load the information/data from the EEPROM if the automatic load condition is met. The first offset in the EEPROM contains a signature. If the signature is recognized, the autoload initiates right after the reset.

During the autoload, the Bridge will read sequential words from the EEPROM and write to the appropriate registers. Before the Bridge registers can be accessed through the host, the autoload condition should be verified by reading bit [3] offset DCh (EEPROM Autoload Status). The host access is allowed only after the status of this bit is set to '0' which indicates that the autoload initialization sequence is complete.

6.1.3 EEPROM SPACE ADDRESS MAP

15 – 8	15 - 8 7 - 0		
EEPROM Sig	EEPROM Signature (1516h)		
Vend	Vendor ID		
Devi	ce ID	04h	
Extended VC Count / Link Capability / Switch	h Mode Operation / Interrupt pin for Port 1 ~ 2	06h	
Subsystem	Vender ID	08h	
Subsys	stem ID	0Ah	
Max_Payload_Size Support / ASPM Support	rt / Role_Base Error Reporting / RefClk ppm	0Ch	
Diffe	erence		
Reserved	Revision ID	0Eh	
NFTS / Scrar	NFTS / Scramble for Port0		
NFTS / Scrar	NFTS / Scramble for Port1		
NFTS / Scrar	mble for Port2	14h	
Rese	16h		
Rese	18h		
Rese	1Ah		
Rese	erved	1Ch	



15 – 8	7 – 0	BYTE OFFSET
	Zeserved	1Eh
TC/VC Map for Port 0 (VC0)	Slot Clock / LPVC Count / Port Num, Port 0	20h
TC/VC Map for Port 1(VC0)	Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1	22h
TC/VC Map for Port 2 (VC0)	Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2	24h
F	teserved	26h
	Reserved	28h
	Reserved	2Ah
	Reserved	2Ch 2Eh
	Reserved Reserved	30h
	bility 0 for Port 1	32h
	bility 0 for Port 2	34h
	Reserved	36h
	Reserved	38h
	Reserved	3Ah
	Reserved	3Ch
	Reserved Reserved	3Eh 40h
	bility 1 for Port 1	40h
Slot Capa	bility 1 for Port 2	44h
	Reserved	46h
	Reserved	48h
	Reserved	4Ah
	Reserved	4Ch
	Reserved PM Completite for Port 0	4Eh
PM Data for Port 0 PM Data for Port 1	PM Capability for Port 0 PM Capability for Port 1	50h 52h
PM Data for Port 2	PM Capability for Port 2	54h
	Reserved	56h
Reserved		58h
Reserved		5Ah
Reserved		5Ch
Reserved		5Eh
Power Budgeting Capability Register for Port 0 Power Budgeting Capability Register for Port 1		60h 62h
Power Budgeting Capability Register for Port 1 Power Budgeting Capability Register for Port 2		64h
Reserved		66h
	Reserved	68h
	Reserved	6Ah
	Reserved	6Ch
	Reserved	6Eh
	out Counter for Port 0 out Counter for Port 1	70h 72h
	out Counter for Port 2	72h 74h
1 1	Reserved	76h
	Reserved	78h
	Reserved	7Ah
F	Reserved	7Ch
	Reserved	7Eh
Acknowledge Latency Timer for Port 0		80h
Acknowledge Latency Timer for Port 1 Acknowledge Latency Timer for Port 2		82h 84h
	Reserved	84n 86h
	Reserved	88h
	Reserved	8Ah
	Reserved	8Ch
	leserved	8Eh
	ameter for Port 0	90h
	ameter for Port 1	92h
PHY Para	94h	



15 – 8	7 – 0	BYTE OFFSET
Rese	Reserved	
Rese	erved	98h
Rese	erved	9Ah
Rese	erved	9Ch
Rese	Reserved	
Reserved	Reserved PM Control Para/Rx Polarity for Port 0	
Reserved	Reserved PM Control Para/Rx Polarity for Port 1	
Reserved PM Control Para/Rx Polarity for Port 2		A4h
Rese	erved	A6h

6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION REGISTERS

ADDRESS	PCI CFG OFFSET	DESCRIPTION
00h	T CI CI OFFSEI	EEPROM signature – 1516h
02h	00h ~ 01h	Vendor ID
04h	$02h \sim 03h$	Device ID
06h	144h (Port 0~2)	Extended VC Count for Port 0 ~ 2
UOII	144h (Folt 0~2)	Bit [0]: It represents the supported VC count other than the
	14411. Bit [0]	default VC
		default vC
	ECh (Port 0~2)	Link Capability for Port 0 ~ 2
	ECh: Bit [14:12]	Bit [3:1]: It represents L0s Exit Latency for all ports
	ECh: Bit [17:15]	Bit [6:4]: It represents L1 Exit Latency for all ports
	Len. Bit [17:15]	Bit [0.4]. It represents by Exit Eutency for all ports
	B4h (Port 0~2)	Switch Mode Operation for Port 0
	B4h:Bit [5]	Bit [8]: no ordering on packets for different egress port mode
	Bit [6]	Bit [9]: no ordering on different tag of completion mode
	Bit [0]	■ Bit [10]: Store and Forward
	Bit [2:1]	■ Bit [12:11]: Cut-through Threshold
	Bit [3]	■ Bit [13] : Port arbitrator Mode
	Bit [4]	■ Bit [14]: Credit Update Mode
	3Ch (Port 1~2)	Interrupt pin for Port 1 ~ 2
	3Ch: Bit [8]]	 Bit [15]: Set when INTA is requested for interrupt resource
08h	C4h: Bit [15:0]	Subsystem Vender ID
0Ah	C4h: Bit [31:16]	Subsystem ID
0Ch	E4h(Port 0~2)	Max_Payload_Size Support for Port 0 ~ 2
	E4h: Bit 0	 Bit [0]: Indicated the maximum payload size that the device can
		support for the TLP
	ECh(Port 0~2)	ASPM Support for Port 0 ~ 2
	ECh: Bit[11:10]	Bit [2:1]: Indicate the level of ASPM supported on the PCIe link
	E4h(Bort 0, 2)	D-1- D F D
	E4h(Port 0~2) E4h: Bit[15]	Role_Base Error Reporting for Port 0 ~ 2 Bit [3]: Indicate implement the role-base error reporting
	E411. Bit[13]	- Bit [5] . Indicate implement the fole-base error reporting
	B0h(port 0~2)	MSI Capability Disable for Port 0~2
	B0h : Bit [14]	Bit [4]: Disable MSI capability
	B0h(port 0~2)	AER Capability Disable for Port 0~2
	B0h : Bit [15]	■ Bit [5]: Disable AER capability
	B4h(port 0~2)	Compliance Pattern Parity Control Disable for Port 0~2
	B4h : Bit [15]	Bit [6]: Disable compliance pattern parity
	B0h(port 0~2)	Power Management Capability Disable for Port 0~2
	B0h : Bit [13]	 Bit [7]: Disable Power Management Capability
	DAh (Dort 0, 2)	Ondoning Fragon for Port 0, 2
	B4h(Port 0~2)	Ordering Frozen for Port 0~2
	B4h: Bit [7]	 Bit [10]: Freeze the ordering feature
	BCh(Port 0~2)	TX SOF Latency Mode for Port 0~2



ADDDECC	DCI CEC OFFCET	DESCRIPTION
ADDRESS	PCI CFG OFFSET BCh: Bit[0]	DESCRIPTION Bit [11]: Set to zero to shorten latency
	BCII. Bit[0]	- Bit [11]. Set to zero to shorten fatelicy
	ECh(port0~2)	Surprise Down Capability Enable for Port 0~2
	ECh : Bit [19]	 Bit [12]: Enable Surprise Down Capability
	DCh(Dort 0, 2)	Deman Management 2 Date Calent Designary D/W Completite for Date 0.2
	BCh(Port 0~2) BCh: Bit[1]	Power Management's Data Select Register R/W Capability for Port 0~2 Bit [13]: Enable Data Select Register R/W
	DCII. DIQ1	- Bit [13]. Eliable Data Select Register R/W
	BCh(Port 0~2)	Flow Control Update Type for Port 0~2
	BCh: Bit[2]	 Bit [14]: Select Flow Control Update Type
	BCh(Port 0~2)	4KB Boundary Check Enable
	BCh: Bit[3]	Bit [15]: Enable 4KB Boundary Check
0Eh	08h: Bit[7:0]	Revision ID
		 Bit [7:0]: Indicates the Revision ID of chip.
10h	B8h (port 0)	FTS Number for Port 0
	B8h : Bit[7:0]	Bit [7:0]: FTS number at receiver side
	A8h(Port 0)	RefClk ppm Difference for Port 0
	A8h: Bit [14:13]	Bit [9:8]: It represents RefClk ppm difference between the two
		ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300
		ppm
	B8h (port0)	Scrambler Control for Port 0
	B8h : Bit[11:10]	Bit [11:10]: scrambler control
	B8h : Bit[12]	■ Bit [12]: L0s
12h	B8h (port 1)	FTS Number for Port 1
	B8h : Bit[7:0]	Bit [7:0]: FTS number at receiver side
	A8h(Port 1)	RefClk ppm Difference for Port 1
	A8h: Bit [14:13]	Bit [9:8]: It represents RefClk ppm difference between the two
		ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300
		ppm
	B8h (port1)	Scrambler Control for Port 1
	B8h : Bit[11:10]	Bit [11:10]: scrambler control
	B8h : Bit[12]	■ Bit [12]: L0s
14h	B8h (port 2)	FTS Number for Port 2
	B8h : Bit[7:0]	Bit [7:0]: FTS number at receiver side
	A8h(Port 2)	RefClk ppm Difference for Port 2
	A8h: Bit [14:13]	Bit [9:8]: It represents RefClk ppm difference between the two
		ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300
		ppm
	B8h (port2)	Scrambler Control for Port 2
	B8h : Bit[11:10]	Bit [11:10]: scrambler control
	B8h : Bit[12]	■ Bit [12]: L0s
20h	F0h (Port 0)	Slot Clock Configuration for Port 0
	F0h: Bit [28]	Bit [1]: When set, the component uses the clock provided on the connector
		Connector
	80h (Port 0)	Device specific Initialization for Port 0
	80h: Bit[21]	Bit [2]: When set, the DSI is required
	ECh (Port 0)	Port Number for Port 0
	ECh (Port 0) ECh: Bit [25:24]	Bit [5:4]: It represents the logic port numbering for physical port
	[,	0
	84h (Port 0)	PMCSR Data Scale for Port 0 Dit [7:6]: It represents the PMCSR Data Scale for physical port 0
	84h: Bit [14:13] 154h (Port 0)	Bit [7:6]: It represents the PMCSR Data Scale for physical port 0 VC0 TC/VC Map for Port 0
	154h: Bit [7:1]	Bit [15:9]: When set, it indicates the corresponding TC is
		mapped into VC0