imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PCI EXPRESS GEN 2 PACKET SWITCH 4-Port, 4-Lane, SlimPacket PCIe2.0 Packet Switch

DATASHEET REVISION 2-2 September 2017



A Product Line of Diodes Incorporated

PERICOM

1545 Barber Lane Milpitas, CA 95035 Telephone: 408-232-9100 FAX: 408-434-1040 Internet: http://www.diodes.com





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated w ebsite, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products or systems.

Copyright © 2016, Diodes Incorporated

www.diodes.com





REVISION HISTORY

Date	Revision Number	Description
06/09/10	0.1	Preliminary Datasheet
10/19/10	0.2	Added Section 6 EEPROM Interface And System Management Bus
		Added Section 7 Register Description
07/12/11	0.3	Added Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum
		Ratings, Section 13 Ordering Information)
11/23/11	0.4	Updated Section 1 Features (integrated reference clock)
		Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N,
		REFCLKO_P[3:0], REFCLKO_N[3:0], and IREF)
06/27/12	0.5	Updated Section 3.2 Port Configuration Signals (RXPOLINV_DIS)
		Updated Section 3.3 Miscellaneous Signals (TEST4 and TEST5)
07/25/12	1.0	Updated Section 1 Features (OBFF and LTR support)
		Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)
		Updated Section 6 EEPROM Interface And System Management Bus
		Updated Section 7 Register Description
01/02/13	1.1	Updated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)
		Added Section 11.4 AC Switching Characteristics of Clock Buffer
		Updated Table 8-1 Clock Requirement
		Updated Table 3.5 Power Pins
		Updated Table 4.1 Pin List of 129-Pin LQFP
07/15/14	1.2	Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
		Updated Section 3.2 Port Configuration Signals
		Updated Section 3.3 Miscellaneous Signals
		Updated Section 5.1 Physical Layer Circuit
		Updated Section 5.1.7 Drive De-Emphasis
		Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 13 Ordering Information
		Updated Table 11-2 DC Electrical Characteristics
10/22/14	1.3	Updated Section 13 Ordering Information
11/17/14	1.3	Updated Section 7.2 Transparent Mode Configuration Registers
11/1//14	1.7	Updated Section 8 Clock Scheme
07/16/15	1.5	Updated Section 3.1 PCI Express Interface Signals
0 // 10/ 10	1.0	Updated Section 3.2 Port Configuration Signals
		Updated Section 5.1 Physical Layer Circuit
		Updated Section 6.1 EEPROM Interface
		Updated Section 7.2 Transparent Mode Configuration Registers
		Updated Section 8 Clock Scheme
		Updated Table 9-1 Instruction Register Codes
		Updated Table 9-2 JTAG Device ID Register
		Updated Table 9-3 JTAG Boundary Scan Register Definition
		Updated Table 11-2 DC Electrical Characteristics
09/07/15	1.6	Updated Table 11-1 Absolute Maximum Ratings
12/23/15	1.7	Updated Section 3 PIN Description
		Updated Table 11-1 Absolute Maximum Ratings
		Updated Table 11-2 DC Electrical Characteristics
03/04/16	1.8	Added Section 11 Power Sequence
0.54545		Updated Section 4.1 Pin List Of 128-Pin LQFP
05/12/17	1.9	Updated Section 12.1 Absolute Maximum Ratings
		Added Section 12.4 Operating Ambient Temperature
		Updated Section 12.4 Operating Ambient Temperature
08/29/17		Added Section 12.5 Power Consumption
08/29/17	2-2	Updated Section 1 Features
		Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit
		Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers
		Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings
		Updated Table 12-2 DC Electrical Characteristics
L	l	opuarea rabie 12-2 DC Electrical Characteristics





Added Section 12.4 Operating Ambient Temperature Added Section 12.5 Power Consumption
Revision numbering system changed to whole number





TABLE OF CONTENTS

1	FEA	FEATURES10					
2	GEN	NERAL DES CRIPTION	11				
3	PIN	DES CRIPTION					
	3.1 3.2	PCI EXPRESS INTERFACE SIGNALS PORT CONFIGURATION SIGNALS	14				
	3.3 3.4	MISCELLANEOUS SIGNALS JTA G BOUNDARY SCAN SIGNALS					
	3.4 3.5	POWER PINS					
4	PIN	ASSIGNMENTS	17				
	4.1	PIN LIST OF 128-PIN LQFP	17				
5	FUN	NCTIONAL DES CRIPTION					
	5.1	PHYSICAL LAYER CIRCUIT					
	5.1.	<i>I</i> RECEIVER DETECTION					
	5.1.	2 RECEIVER SIGNAL DETECTION					
	5.1.	\mathcal{L}					
	5.1.						
	5.1.						
	5.1.						
	5.1.						
	5.1.						
	5.2	DATA LINK LA YER (DLL)					
	5.3	TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)					
	5.4	ROUTING					
	5.5	TC/VC MAPPING					
	5.6 5.6.	QUEUE					
	5.0. 5.6.						
	5.6.						
	5.6.						
	5.6.						
	5.7	TRANSACTION ORDERING					
	5.8	PORT ARBITRATION					
	5.9	VC A RBIT RATION					
	5.10	FLOW CONTROL					
	5.11	TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)	25				
6	EEF	PROM INTERFACE AND SYSTEM MANAGEMENT BUS					
	6.1	EEPROM INTERFACE					
	6.1.	1 AUTO MODE EERPOM ACCESS					
	6.1.						
	6.1.						
	6.1.						
	6.2	SMBUS INTERFA CE					
7	REC	GISTER DESCRIPTION					
	7.1	REGISTER TYPES					
	7.2	TRANSPARENT MODE CONFIGURATION REGISTERS					
	7.2.	1 VENDOR ID REGISTER – OFFSET 00h					





7.2.2	DEVICE ID REGISTER – OFFSET 00h	40
7.2.2	COMMAND REGISTER – OFFSET 00h	
7.2.4	PRIMARY STATUS REGISTER – OFFSET 04h	
7.2.4	REVISION ID REGISTER – OFFSET 08h	
7.2.6	CLASS CODE REGISTER – OFFSET 08h	
7.2.7	CLASS CODE REGISTER – OFFSET 060 CACHE LINE REGISTER – OFFSET 0Ch	
=		
7.2.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch	
7.2.9	HEADER TYPE REGISTER – OFFSET 0Ch	
7.2.10	PRIMARY BUS NUMBER REGISTER – OFFSET 18h	
7.2.11	SECONDARY BUS NUMBER REGISTER – OFFSET 18h	
7.2.12	SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h	
7.2.13	SECONDARY LATENCY TIMER REGISTER – OFFSET 18h	
7.2.14	I/O BASE ADDRESS REGISTER – OFFSET 1 Ch	
7.2.15	I/O LIMIT ADDRESS REGISTER – OFFSET 1 Ch	
7.2.16	SECONDARY STATUS REGISTER – OFFSET 1Ch	
7.2.17	MEMORY BASE ADDRESS REGISTER – OFFSET 20h	44
7.2.18	MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h	44
7.2.19	PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h	44
7.2.20	PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h	
7.2.21	PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h	
7.2.22	PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch	
7.2.23	I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
7.2.23	I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
7.2.24	CAPABILITY POINTER REGISTER – OFFSET 34h	
7.2.26	INTERR UPT LINE REGISTER – OFFSET 3Ch INTERR UPT PIN REGISTER – OFFSET 3Ch	
7.2.27		
7.2.28	BRIDGE CONTROL REGISTER – OFFSET 3Ch	
7.2.29	POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 40h	
7.2.30	POWER MANAGEMENT DATA REGISTER – OFFSET 44h	
7.2.31	PPB SUPPORT EXTENSIONS – OFFSET 44h	
7.2.32	DATA REGISTER – OFFSET 44h	
7.2.33	MSI CAPABILITY REGISTER – OFFSET 4Ch (Downstream Port Only)	
7.2.34	MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only)	
7.2.35	MESSAGE ADDRESS REGISTER – OFFSET 50h (Downstream Port Only)	48
7.2.36	MESSAGE UPPER ADDRESS REGISTER – OFFSET 54h (Downstream Port Only)	49
7.2.37	MESSAGE DATA REGISTER – OFFSET 58h (Downstream Port Only)	49
7.2.38	VPD CAPABILITY REGISTER – OFFSET 5Ch (Upstream Port Only)	49
7.2.39	VPD REGISTER – OFFSET 5Ch (Upstream Port Only)	
7.2.40	VPD DATA REGISTER – OFFSET 60h (Upstream Port Only)	
7.2.41	VENDOR SPECIFIC CAPABILITY REGISTER – OFFSET 64h	
7.2.42	XPIP CSR0 – OFFSET 68h (Test Purpose Only)	
7.2.43	XPIP CSR1 – OFFSET 6Ch (Test Purpose Only)	
7.2.44	REPLAY TIME-OUT COUNTER – OFFSET 70h	50
7.2.45	ACKNOWLEDGE LATENCY TIMER – OFFSET 70h	
	SWITCH OPERATION MODE – OFFSET 74h (Upstream Port Only)	
7.2.46		
7.2.47	SWITCH OPERATION MODE – OFFSET 74h (Downstream Port Only)	
7.2.48	XPIP_CSR2 – OFFSET 78h	
7.2.49	PHY PARAMETER 1 – OFFSET 78h	
7.2.50	PHY PARAMETER 2 – OFFSET 7Ch	
7.2.51	XPIP_CSR3 – OFFSET 80h	
7.2.52	XPIP_CSR4 – OFFSET 84h	
7.2.53	<i>XPIP_CSR5 – OFFSET 88h</i>	54
7.2.54	<i>TL_CSR – OFFSET 8Ch</i>	
7.2.55	PHY PARAMETER 3 – OFFSET 90h	55
7.2.56	PHY PARAMETER 4 - OFFSET 94h	
7.2.57	OPERATION MODE – OFFSET 98h	





7.2.58	SSID/SSVID CAPABILITY REGISTER – OFFSET B0h	56
7.2.59	SUBSYSTEM VENDOR ID REGISTER – OFFSET B4h	
7.2.60	SUBSYSTEM ID REGISTER – OFFSET B4h	
7.2.61	GPIO CONTROL REGISTER – OFFSET B8h (Upstream Port Only)	
7.2.62	EEPROM CONTROL REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.63	EEPROM ADDRESS REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.64	EEPROM DATA REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.65	PCI EXPRESS CAPABILITY REGISTER – OFFSET C0h	
7.2.66	DEVICE CAPABILITIES REGISTER – OFFSET C4h	
7.2.67	DEVICE CONTROL REGISTER – OFFSET C8h	
7.2.68	DEVICE STATUS REGISTER – OFFSET C8h	
7.2.69	LINK CAPABILITIES REGISTER – OFFSET CCh	
7.2.70	LINK CONTROL REGISTER – OFFSET D0h	
7.2.71	LINK STATUS REGISTER – OFFSET D0h	
7.2.72	SLOT CAPABILITIES REGISTER – OFFSET D4h (Downstream Port Only)	63
7.2.73	SLOT CONTROL REGISTER – OFFSET D8h (Downstream Port Only)	64
7.2.74	SLOT STATUS REGISTER OFFSET D8h (Downstream Port Only)	
7.2.75	DEVICE CAPABILITIES REGISTER 2 – OFFSET E4h	66
7.2.76	DEVICE CONTROL REGISTER 2 – OFFSET E8h	66
7.2.77	DEVIDE STATUS REGISTER 2 – OFFSET E8h	
7.2.78	LINK CAPABILITIES REGISTER 2 – OFFSET ECh	66
7.2.79	LINK CONTROL REGISTER 2 – OFFSET F0h	66
7.2.80	LINK STATUS REGISTER 2 – OFFSET F0h	
7.2.81	SLOT CAPABILITIES REGISTER 2 – OFFSET F4h	67
7.2.82	SLOT CONTORL REGISTER 2 – OFFSET F8h	67
7.2.83	SLOT STATUS REGISTER 2 – OFFSET F8h	
7.2.84	PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY REGISTER - OFFSET 100h	67
7.2.85	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h	
7.2.86	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h	
7.2.87	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch	
7.2.88	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h	
7.2.89	CORRECTABLE ERROR MASK REGISTER – OFFSET 114 h	
7.2.90	ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h	
7.2.91	HEADER LOG REGISTER – OFFSET From 11Ch to 128h	
7.2.92	PCI EXPRESS VIRTUAL CHANNEL CAPABILITY REGISTER – OFFSET 140h	
7.2.93	PORT VC CAPABILITY REGISTER 1 – OFFSET 144h	
7.2.94	PORT VC CAPABILITY REGISTER 2 – OFFSET 148h	
7.2.95	PORT VC CONTROL REGISTER – OFFSET 14Ch	
7.2.96	PORT VC STATUS REGISTER – OFFSET 14Ch	
7.2.97	VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h	
7.2.98	VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h	
7.2.99	VC RESOURCE STATUS REGISTER (0) – OFFSET 158h	
7.2.100	VC RESOURCE CAPABILITY REGISTER (1) – OFFSET 15Ch	
7.2.101	VC RESOURCE CONTROL REGISTER (1) – OFFSET 160h	
7.2.102	VC RESOURCE STATUS REGISTER (1) – OFFSET 164h	
7.2.103	VC ARBITRATION TABLE REGISTER – OFFSET 170h	
7.2.104	PORT ARBITRATION TABLE REGISTER (0) and (1) – OFFSET 180h and 1C0h	
7.2.105	PCI EXPRESS POWER BUDGETING CAPABILITY REGISTER – OFFSET 20Ch	
7.2.106	DATA SELECT REGISTER – OFFSET 210h	
7.2.107	POWER BUDGETING DATA REGISTER – OFFSET 214h	
7.2.108	POWER BUDGET CAPABILITY REGISTER – OFFSET 218h	
7.2.109	ACS EXTENDED CAPABILITY HEADER – OFFSET 220h (Downstream Port Only)	
7.2.110	ACS CAPABILITY REGISTER – OFFSET 224h (Downstream Port Only)	
7.2.111	EGRESS CONTROL VECTOR – OFFSET 228h (Downstream Port Only)	
7.2.112	LTR EXTENDED CAPABILITY HEADER – OFFSET 230h (Upstream Port Only)	
7.2.113	MAX SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port Only)	78





		MAX NO-SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port Only)	
8	CLOCKSCH	EME	30
9		COMPATIBLE JTAG CONTROLLER	
9	.1 INSTRU	CTION REGISTER	
9		REGISTER	
	.3 DEVICE	ID REGISTER	
9	.4 BOUND	A RY SCAN REGISTER	
9		DUNDARY SCAN REGISTER ORDER	
10	POWER MA	NAGEMENT	34
		UENCE	
		UENCE	
12	ELECTRICA		
12	ELECTRICA 2.1 ABSOLU 2.2 DC SPEC	L AND TIMING SPECIFICATIONS	
12 1 1 1	ELECTRICA 2.1 ABSOLU 2.2 DC SPEC 2.3 AC SPEC	L AND TIMING SPECIFICATIONS	
12 1 1 1 1 1 1 1	ELECTRICA 2.1 ABSOLU 2.2 DC SPEC 2.3 AC SPEC 2.4 OPERAT	L AND TIMING SPECIFICATIONS	
12 1 1 1 1 1	ELECTRICA 2.1 ABSOLU 2.2 DC SPEC 2.3 AC SPEC 2.4 OPERAT 2.5 POWER	L AND TIMING SPECIFICATIONS	36
12 1 1 1 1 1	ELECTRICA 2.1 ABSOLU 2.2 DC SPEC 2.3 AC SPEC 2.4 OPERAT 2.5 POWER	L AND TIMING SPECIFICATIONS	36





TABLE OF FIGURES

FIGURE 5-1 DRIVER OUTPUT WAVEFORM	20
FIGURE 6-1 SMBUS ARCHITECTURE IMPLEMENTATION ON PI7C9X2G404SL	
FIGURE 11-1 INITIAL POWER-UP SEQUENCE	85
FIGURE 13-1 PACKAGE OUT LINE DRAWING	89

LIST OF TABLES

TABLE 5-1 RECEIVER DETECTION THRESHOLD SETTINGS	18
TABLE 5-2 RECEIVER SIGNAL DETECT THRESHOLD	19
TABLE 5-3 RECEIVER EQUALIZATION SETTINGS	19
TABLE 5-4 TRANSMITTER SWING SETTINGS	.19
TABLE 5-5 DRIVE AMPLITUDE BASE LEVEL REGISTERS	20
TABLE 5-6 DRIVE AMPLITUDE BASE LEVEL SETTINGS	20
TABLE 5-7 DRIVE DE-EMPHASIS BASE LEVEL REGISTER	21
TABLE 5-8 DRIVE DE-EMPHASIS BASE LEVEL SETTINGS	21
TABLE 5-9 SUMMARY OF PCI EXPRESS ORDERING RULES	23
TABLE 6-1 SMBUS ADDRESS PIN CONFIGURATION	.37
TABLE 7-1 REGISTER ARRAY LAYOUT FOR VC ARBITRATION	75
TABLE 7-2 TABLE ENTRY SIZE IN 4 BITS	76
TABLE 8-1 AC SWITCHING CHARACTERISTICS	80
TABLE 9-1 INSTRUCTION REGISTER CODES	
TABLE 9-2 JTA G DEVICE ID REGISTER	81
TABLE 9-3 JTA G BOUNDARY SCAN REGISTER DEFINITION	
TABLE 12-1 ABSOLUTE MAXIMUM RATINGS	86
TABLE 12-2 DC ELECTRICAL CHARACTERISTICS	86
TABLE 12-3 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (5.0 GBPS) CHARACTERISTICS	86
TABLE 12-4 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (2.5 GBPS) CHARACTERISTICS	87
TABLE 12-5 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (5.0 GBPS) CHARACTERISTICS	87
TABLE 12-6 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (2.5 GBPS) CHARACTERISTICS	88
TABLE 12-7 OPERATING AMBIENT TEMPERATURE	
TABLE 12-8 POWER CONSUMPTION	88



A Product Line of Diodes Incorporated



1 FEATURES

- 4-lane PCI Express Gen 2 Switch with 4 PCI Express ports
- Supports "Cut-through" (Default) as well as "Store and Forward" mode for packet switching
- Peer-to-peer switching between any two downstream ports
- 150 ns typical latency for packet routed through Switch without blocking
- Integrated reference clock for downstream ports
- Strapped pins configurable with optional EEPROM or SMBus
- SMBus interface support
- Compliant with System Management (SM) Bus, Version 1.0
- Compliant with PCI Express Base Specification Revision 2.1
- Compliant with PCI Express CEM Specification Revision 2.0
- Compliant with *PCI-to-PCI Bridge Architecture Specification Revision 1.2*
- Compliant with Advanced Configuration Power Interface (ACPI) Specification
- Reliability, Availability and Serviceability
 - Supports Data Poisoning and End-to-End CRC
 - Advanced Error Reporting and Logging
 - IEEE 1149.1 JTAG interface support
- Advanced Power Saving
 - Empty downstream ports are set to idle state to minimize power consumption
- Link Power Management
 - Supports L0, L0s, L1, L2, L2/L3_{Ready} and L3 link power states
 - Active state power management for L0s and L1 states
- Device State Power Management
 - Supports D0, D3_{Hot} and D3_{Cold} device power states
 - 3.3V Aux Power support in D3_{Cold} power state
- Port Arbitration: Round Robin (RR), Weighted RR and Time-based Weighted RR
- Extended Virtual Channel capability
 - Two Virtual Channels (VC) and Eight Traffic Class (TC) support
 - Disabled VCs' buffer is assigned to enabled VCs for resource sharing
 - Independent TC/VC mapping for each port
 - Provides VC arbitration selections: Strict Priority, Round Robin (RR) and Programmable Weighted RR
- Supports Isochronous Traffic
 - Isochronous traffic class mapped to VC1 only
 - Strict time based credit policing
- Supports up to 512-byte maximum payload size
- Programmable driver current and de-emphasis level at each individual port
- Support Access Control Service (ACS) for peer-to-peer traffic
- Support Address Translation (AT) packet for SR-IOV application
- Support OBFF and LTR
- Low Power Dissipation: 650 mW typical in L0 normal mode
- Industrial Temperature Range -40° to 85°C
- 128-pin LQFP 14mm x 14mm package





2 GENERAL DESCRIPTION

Similar to the role of PCI/PCIX Bridge in PCI/PCIX bus architecture, the function of PCI Express (PCIE) Switch is to expand the connectivity to allow more end devices to be reached by host controllers in PCIE serial interconnect architecture. The 4-Lane PCIe Switch is in 4-Port type configuration. It provides users the flexibility to expand or fan-out the PCI Express lanes based on their application needs.

In the PCI Express Architecture, the PCIE Switch forwards posted and non-posted requests, and completion packets in either downstream or upstream direction concurrently as if a virtual PCI Bridge is in operation on each port. By visualizing the port as a virtual Bridge, the Switch can be logically viewed as two-level cascaded multiple virtual PCI-to-PCI Bridges, where one upstream-port Bridge sits on all downstream-port Bridges. Similar to a PCI Bridge during enumeration, each port is given a unique bus number, device number, and function number by the initiating software. The bus number, device number, and function number are combined to form a destination ID for each specific port. In addition to that, the memory-map and IO address ranges are exclusively allocated to each port as well. After the software enumeration is finished, the packets are routed to the dedicated port based on the embedded address or destination ID. To ensure the packet integrity during forwarding, the Switch is not allowed to split the packets to multiple small packets or merge the received packets into a large transmit packet. Also, the IDs of the requesters and completers are kept unchanged along the path between ingress and egress port.

The Switch employs the architecture of Combined Input and Output Queue (CIOQ) in implementation. The main reason for choosing CIOQ is that the required memory bandwidth of input queue equals to the bandwidth of ingress port rather than increasing proportionally with port numbers as an output queue Switch does. The CIOQ at each ingress port contains separate dedicated queues to store packets. The packets are arbitrated to the egress port based on the PCIe transaction-ordering rule. For the packets without ordering information, they are permitted to pass over each other in case that the addressed egress port is available to accept them. As to the packets required to follow the ordering rule, the Head-Of-Line (HOL) issue becomes unavoidable for packets destined to different egress ports since the operation of producer-consumer model has to be retained; otherwise the system might occur hang-up problem. On the other hand, the Switch places replay buffer at each egress port to defer the packets before sending it out. This can assure the maximum throughput being achieved and therefore the Switch works efficiently. Another advantage of implementing CIOQ in PCIe Switch is that the credit announcement to the counterpart is simplified and streamlined because of the credit-based flow control protocol. The protocol requires that each ingress port maintains the credits independently without checking other ports' credit availability, which is otherwise required by pure output queue architecture.

The Switch supports two virtual channels (VC0, VC1) and eight traffic classes (TC0 ~ TC7) at each port. The ingress port independently assigns packets into the preferred virtual channel while the egress port outputs the packet based on the predefined port and VC arbitration algorithm. For instance, the isochronous packet is given a special traffic class number other than TC0 and mapped into VC1 accordingly. By employing the strict time based credit policy for port arbitration and assigning higher priority to VC1 than VC0, the Switch can therefore guarantee the time-sensitive packet is not blocked by regular traffic to assure the quality of service. In addition, some data-centric applications only carry TC0/VC0 traffic. As a result, there are no packets that would consume VC1 bandwidth. In order to improve the efficiency of buffer usage, the unused VC1 queues can be reassigned to VC0 and enable each of the ingress ports to handle more data traffic bursts. This virtual channel resource relocation feature enhances the performance of the PCIe Switch further.

The Switch provides the advanced feature of Access Control Service (ACS). This feature regulates which components are allowed to communicate with each other within the PCIe multiple-point fabric, and allows the system to have more control over packet routing in the Switch. As a result, peer-to-peer traffic can be facilitated more accurately and efficiently. When the system also implements Address Translation Service (ATS), the peer-to-peer requests with translated address can be routed directly by enabling the corresponding option in ACS to avoid possible performance bottleneck associated with re-direction, which introduces extra latency and may increase link and RC congestion.

The built-in Integrated Reference Clock Buffer of the PCI Express Switch supports three reference clock outputs. The clock buffer is from a single 100MHz clock input, and distributes the clock source to three outputs, which can be





used by the downstream PCI Express end devices. The clock buffer feature can be enabled and disabled by strapping pin setting.





3 PIN DESCRIPTION

3.1 PCI EXPRESS INTERFACE SIGNALS

NAME	PIN	TYPE	DESCRIPTION
REFCLKP	110,111	Ι	Reference Clock Input Pair: Connect to 100MHz differential clock
REFCLKN			when integrated reference clock buffer is disabled (CLKBUF_PD=1),
			or connect to one of the Integrated Reference Clock Output Pairs
			(REFCLKO_P and REFCLKO_N) of this Switch when integrated
			reference clock buffer is enabled (CLKBUF_PD=0).
			The input clock signals must be delivered to the clock buffer cell
			through an AC-coupled interface so that only the AC information of
			the clock is received, converted, and buffered. It is recommended that a
			0.1 uF be used in the AC-coupling.
PERP [3:0]	122, 102, 97,	Ι	PCI Express Data Serial Input Pairs: Differential data receive
	128		signals in four ports.
	-		
			Port 0 (Upstream Port) is PERP[0] and PERN[0]
PERN [3:0]	121, 103, 98,	Ι	Port 1 (Downstream Port) is PERP[1] and PERN[1]
1 ERC([5.0]	121, 105, 90,	1	Port 2 (Downstream Port) is PERP[2] and PERN[2]
			Port 3 (Downstream Port) is PERP[3] and PERN[3]
PETP[3:0]	118, 106, 100,	0	PCI Express Data Serial Output Pairs: Differential data transmit
1111[5.0]	124	0	signals in four ports.
			Source porto.
			Port 0 (Upstream Port) is PETP[0] and PETN[0]
			Port 1 (Downstream Port) is PETP[1] and PETN[1]
PETN[3:0]	117, 107, 101,	0	Port 2 (Downstream Port) is PETP[2] and PETN[2]
. ,	123		Port 3 (Downstream Port) is PETP[3] and PETN[3]
PERST L	10	Ι	System Reset (Active LOW): When PERST L is asserted, the
	10	1	internal states of whole chip except sticky logics are initialized.
			internarstates of whole employeept sterky logies are initialized.
			Please refer to Table 11-2 for PERST L spec.
DWNRST L[3:1]	7, 6, 5	0	Downstream Device Reset (Active LOW): DWNRST L provides a
,			reset signal to the devices connected to the downstream ports of the
			switch. The signal is active when either PERST_L is asserted or the
			device is just plugged into the switch. DWNRST_L [x] corresponds to
			Portx, where $x=1,2,3$.
REXT	116	Ι	External Reference Resistor: Connect an external resistor (1.43K
			Ohm +/- 1%) to REXT_GND to provide a reference to both the bias
DEVT CND	115	T	currents and impedance calibration circuitry.
REXT_GND	115	Ι	External Reference Resistor Ground: Connect to an external resistor
REFCLKI P,	74 73	T	to REXT. Integrated Deference Cleak Input Pairs Connect to external
REFCLKI_P, REFCLKI_N	74,73	Ι	In tegrated Reference Clock Input Pair: Connect to external 100MHz differential clock for the integrated reference clock buffer.
REFCLKO P[3:0],	76, 78, 81, 85,	0	Integrated Reference Clock Output Pairs: 100MHz external
REFCLKO_N[3:0]	75, 77, 80, 83	0	differential HCSL clock outputs for the integrated reference clock
	,,,,		buffer.
IREF	86	Ι	Differential Reference Clock Output Current Resistor: External
		-	resistor (475 Ohm +/- 1%) connection to set the differential reference
			clock output current.
CLKBUF_PD	60	Ι	Reference Clock Output Pairs Power Down: When CLKBUF PD is
			asserted high, the integrated reference clock buffer and Reference
			Clock Outputs are disabled. When it is asserted low, the integrated
			reference clock buffer and Reference Clock Outputs are enabled. This
			pin has internal pull-down. If no board trace is connected to this pin,
			the internal pull-down resistor of this pin is enough. However, if pin is
			connected to a board trace and not driven, it is recommended that an
1			external 330-ohm pull-down resistor be used.





3.2 PORT CONFIGURATION SIGNALS

NAME	PIN	TYPE	DESCRIPTION
VC1_EN	18	I	Virtual Channel 1 Resource Sharing Enable: The chip provides the
			capability to support virtual channel 1 (VC1), in addition to the
			standard virtual channel 0. When this pin is asserted high, Virtual
			Channel 1 is enabled, and virtual channel resource sharing is not
			available. When it is asserted low, the chip would allocate the
			additional VC1 resource to VC0, and VC1 capability is disabled. This
			pin has internal pull-down resistor. If no board trace is connected to
			this pin, the internal pull-down resistor of this pin is enough. However,
			if pin is connected to a board trace and not driven, it is recommended
			that an external 330-ohm pull-down resistor be used.
RXPOLINV_DIS	24	I	Rx Polarity Inversion Disable: When RXPOLINV_DIS is asserted
			high, it indicates to disable Rx Polarity Inversion detection function.
			Otherwise, it indicates to enable Rx Polarity Inversion detection
			function. This pin has internal pull-down resistor. If no board trace is
			connected to this pin, the internal pull-down resistor of this pin is
			enough. However, if pin is connected to a board trace and not driven, it
			is recommended that an external 330-ohm pull-down resistor be used.
PL_512B	53	I	Max. Payload Size 512B: When PL_512B is asserted high, it
			indicates the max. payload size capability is 512B. Otherwise, it
			indicates the max. Payload size is 256B. This pin has internal pull-
			down resistor. If no board trace is connected to this pin, the internal
			pull-down resistor of this pin is enough. However, if pin is connected
			to a board trace and not driven, it is recommended that an external 330-
			ohm pull-down resistor be used.
PRSNT[3:1]	21, 20, 19	I	Present: When PRSNT is asserted low, it indicates that the device is
			present in the slot of downstream port. Otherwise, it indicates the
			absence of the device. PRSNT[x] is correspondent to Port x, where
ar om ar 11			x=1,2,3. These pins have internal pull-down resistors.
SLOTCLK	33	Ι	Slot Clock Configuration: It determines if the downstream
			component uses the same physical reference clock that the platform
			provides on the connector. When SLOT CLK is high, the platform
			reference clock is employed. By default, all downstream ports use the
			same physical reference clock provided by plat form. This pin has
			internal pull-down resistor. If no board trace is connected to this pin,
			the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an
			external 330-ohm pull-down resistor be used.
SLOT IMP[3:1]	47, 46, 45	I	Slot Implemented: These signals are asserted to indicate that the
SLUT_INIP[3.1]	47,40,43	1	downstream ports are connected to slots. SLOT IMP[x] corresponds to
			Portx, where $x = 1, 2, 3$. When SLOT IMP[x] is asserted, the Portx is
			connected to slot. Otherwise, it is chip-to-chip connection directly.
			These pins have internal pull-down resistors. If no board trace is
			connected to these pins, the internal pull-down resistors of these pins
			are enough. However, if pins are connected to a board trace and not
			driven, it is recommended that external 330-ohm pull-down resistors
			be used.
PORT ST ATUS[2:0]	69,68,67	0	Port Status: These signals indicate the status of each port. Please
1011011100[2.0]	07,00,07	Ŭ	connect to pin header for debug used.
			connect to philleduce for debug used.
			PORT ST ATUS[x] is correspondent to Port x, where $x=0, 1, 2$.
	1	L	I OKI DI MI ODJAJ DOUTOPONOULIUT ULA, WHELEA 0, 1,2.

3.3 MISCELLANEOUS SIGNALS

NAME	PIN	TYPE	DESCRIPTION
EECLK	70	0	EEPROM Clock: Clock signal to the EEPROM interface.
EEPD	71	I/O	EEPROM Data: Bi-directional serial data interface to and from the
			EEPROM. The pin is set to '1' by default.
SMBCLK	26	Ι	SMBus Clock: System management Bus Clock. This pin requires an
			external 5.1K-ohm pull-up resistor.
SMBDATA	27	I/O	SMBus Data: Bi-Directional System Management Bus Data. This pin
			requires an external 5.1K-ohm pull-up resistor.





NAME	PIN	TYPE	DESCRIPTION
SCAN_EN	72	I/O	Full-Scan Enable Control: For normal operation, SCAN_EN is an
			output with a value of "0". SCAN_EN becomes an input during
		- 1-	manufacturing testing.
GPIO[7:0]	44, 43, 42,	I/O	General Purpose Input and Output: These eight general-purpose
	39, 38, 37,		pins are programmed as either input-only or bi-directional pins by
	35,36		writing the GPIO output enable control register.
			When SMBus is implemented, GPIO[7:5] act as the SMBus address pins, which set Bit 2 to 0 of the SMBus address.
			phis, which set bit 2 to 0 of the Sivibus address.
			Debug Mode Selection: In debug mode, GP10[4:0] are used for
			Debug Mode Selection.
PWR SAV	28	I	Power Saving Mode: PWR_SAV is a strapping pin. When this pin is
1		-	pulled high when system is reset, the Power Saving Mode is enabled.
			When this pin is pulled low when system is reset, the Power Saving
			Mode is disabled. When this pin is pulled low, it should be tied to
			ground through a 330-ohm pull-down resistor. When this pin is pulled
			high, a 5.1K-ohm pull-up resistor should be used.
TEST3	17	Ι	Test3/5/6: These pins are for internal test purpose. Test3, Test5 and
TEST5	25		Test6 should be tied to ground through a 330-ohm pull-down resistor.
TEST6	51		
TEST4	22	Ι	Test4: The pin is for internal test purpose. It should be tied to ground
			through a 330-ohm pull-down resistor for normal operation.
			Port Status Output Enable: In debug mode, it is used to enable
			Port Status output.
TEST1	9	T	Test1: The pin is for internal test purpose. It should be tied to 3.3V
~		· ·	through a 5.1K-ohm pull-up resistor for normal operation.
			Debug Mode Enable: In debug mode, it need be tired to low through a
			330-ohm pull-down resistor.
TEST2	16	Ι	Test2: The pin is for internal test purpose. Test2 should be tied to 3.3V
			through a 5.1K-ohm pull-up resistor.
NC	48, 52, 54,		Not Connected: These pins can be just left open.
	57, 58, 59,		
	114		

3.4 JTAG BOUNDARY SCAN SIGNALS

Name	Pin	Туре	Description
ТСК	89	Î	Test Clock: Used to clock state information and data into and out of the chip during boundary scan. When JTAG boundary scan function is not implemented, this pin should be left open (NC).
TMS	92	Ι	Test Mode Select: Used to control the state of the Test Access Port controller. When JT AG boundary scan function is not implemented, this pin should be pulled low through a 330-Ohm pull-down resistor.
TDO	88	0	Test Data Output: When SCAN_EN is high, it is used (in conjunction with TCK) to shift data out of the Test Access Port (TAP) in a serial bit stream. When JT AG boundary scan function is not implemented, this pin should be left open (NC).
TDI	93	Ι	Test Data Input: When SCAN_EN is high, it is used (in conjunction with TCK) to shift data and instructions into the TAP in a serial bit stream. When JT AG boundary scan function is not implemented, this pin should be left open (NC).
TRST_L	94	Ι	Test Reset (Active LOW): Active LOW signal to reset the TAP controller into an initialized state. When JTAG boundary scan function is not implemented, this pin should be pulled low through a 330-Ohm pull-down resistor.





3.5 POWER PINS

NAME	PIN	TYPE	DESCRIPTION
VDDC	3, 23, 29, 31,	Р	VDDC Supply (1.0V): Used as digital core power pins.
	40, 55, 62, 65,		
	91		
VDDR	1, 8, 49, 64, 96	Р	VDDR Supply (3.3V): Used as digital I/O power pins.
CVDDR	79, 82, 84	Р	VDDR Supply (3.3V): Used as reference clock power pins.
VDDCAUX	13,14	Р	VDDC AUX Supply (1.0V): Used as auxiliary core power pins.
VAUX	15	Р	VAUXSupply (3.3V): Used as auxiliary I/O power pins.
AVDD	99, 105, 108,	Р	AVDD Supply (1.0V): Used as PCI Express analog power pins.
	119,125		
AVDDH	113	Р	AVDDH Supply (3.3V): Used as PCI Express analog high voltage
			power pins.
CGND	109,112	Р	Ground: Used as reference clock ground pins.
VSS	2, 4, 11, 12, 30,	Р	VSS Ground: Used as ground pins.
	32, 34, 41, 50,		
	56, 61, 63, 66,		
	87, 90, 95, 104,		
	120, 126, 129		





4 PIN ASSIGNMENTS

4.1 PIN LIST of 128-PIN LQFP

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
1	VDDR	33	SLOTCLK	65	VDDC	97	PERP[1]
2	VSS	34	VSS	66	VSS	98	PERN[1]
3	VDDC	35	GPIO[1]	67	PORT ST ATUS[0]	99	AVDD
4	VSS	36	GPIO[0]	68	PORT ST ATUS[1]	100	PETP[1]
5	DWNRST_L[1]	37	GPIO[2]	69	PORT ST ATUS[2]	101	PETN[1]
6	DWNRST_L[2]	38	GPIO[3]	70	EECLK	102	PERP[2]
7	DWNRST_L[3]	39	GPIO[4]	71	EEPD	103	PERN[2]
8	VDDR	40	VDDC	72	SCAN_EN	104	VSS
9	TEST1	41	VSS	73	REFCLKI_N	105	AVDD
10	PERST_L	42	GPIO[5]	74	REFCLKI_P	106	PETP[2]
11	VSS	43	GPIO[6]	75	REFCLKO_N[3]	107	PETN[2]
12	VSS	44	GPIO[7]	76	REFCLKO_P[3]	108	AVDD
13	VDDCAUX	45	SLOT_IMP[1]	77	REFCLKO_N[2]	109	CGND
14	VDDCAUX	46	SLOT_IMP[2]	78	REFCLKO_P[2]	110	REFCLKP
15	VAUX	47	SLOT_IMP[3]	79	CVDDR	111	REFCLKN
16	TEST2	48	NC	80	REFCLKO_N[1]	112	CGND
17	TEST3	49	VDDR	81	REFCLKO_P[1]	113	AVDDH
18	VC1_EN	50	VSS	82	CVDDR	114	NC
19	PRSNT[1]	51	TEST6	83	REFCLKO_N[0]	115	REXT_GND
20	PRSNT[2]	52	NC	84	CVDDR	116	REXT
21	PRSNT[3]	53	PL_512B	85	REFCLKO_P[0]	117	PETN[3]
22	TEST4	54	NC	86	IREF	118	PETP[3]
23	VDDC	55	VDDC	87	VSS	119	AVDD
24	RXPOLINV_DIS	56	VSS	88	TDO	120	VSS
25	TEST5	57	NC	89	TCK	121	PERN[3]
26	SMBCLK	58	NC	90	VSS	122	PERP[3]
27	SMBDATA	59	NC	91	VDDC	123	PETN[0]
28	PWR_SAV	60	CLKBUF_PD	92	TMS	124	PETP[0]
29	VDDC	61	VSS	93	TDI	125	AVDD
30	VSS	62	VDDC	94	TRST_L	126	VSS
31	VDDC	63	VSS	95	VSS	127	PERN[0]
32	VSS	64	VDDR	96	VDDR	128	PERP[0]
129	E PAD		•	-	•	••	





5 FUNCTIONAL DESCRIPTION

Multiple virtual PCI-to-PCI Bridges (VPPB), connected by a virtual PCI bus, reside in the Switch. Each VPPB contains the complete PCIe architecture layers that consist of the physical, data link, and transaction layer. The packets entering the Switch via one of VPPBs are first converted from serial bit-stream into parallel bus signals in physical layer, stripped off the link-related header by data link layer, and then relayed up to the transaction layer to extract out the transaction header. According to the address or ID embedded in the transaction header, the entire transaction packets are forwarded to the destination VPPB for formatting as a serial-type PCIe packet through the transmit circuits in the data link layer and physical layer. The following sections describe these function elements for processing PCIe packets within the Switch.

5.1 PHYSICAL LAYER CIRCUIT

The physical layer circuit design is based on the PHY Interface for PCI Express Architecture (PIPE). It contains Physical Media Attachment (PMA) and Physical Coding Sub-layer (PCS) blocks. PMA includes Serializer/ Deserializer (SERDES), PLL¹, Clock Recovery module, receiver detection circuits, beacon transmitter, electrical idle detector, and input/output buffers. PCS consists of framer, 8B/10B encoder/decoder, receiver elastic buffer, and PIPE PHY control/status circuitries. To provide the flexibility for port configuration, each lane has its own control and status signals for MAC to access individually. In addition, a pair of PRBS generator and checker is included for PHY built-in self test. The main functions of physical layer circuits include the conversion between serial-link and parallel bus, provision of clock source for the Switch, resolving clock difference in receiver end, and detection of physical layer errors.

In order to meet the needs of different application, the drive amplitude, de-emphasis and equalization of each transmitting channels can be adjusted using EEPROM individually. De-emphasis of -3.5 db is implemented by the transmitters when full swing signaling is used, while an offset can be individually applied to each channel.

5.1.1 RECEIVER DETECTION

The physical layer circuits implement receiver detection, which detects the presence of an attached 50 ohm to ground termination as per PCI Express Specification. The detect circuits determine if the voltage levels of the receiver have crossed the internal threshold after a configurable time determined by the Receiver Detection Threshold field in the PHY Parameter 2 Register (offset 7Ch, bit[6:4]), which can be configured by EEPROM or SMBUS settings.

Receiver Detection Threshold	Threshold
000	1.0 us
001	2.0 us
010	4.0 us (Recommended)
011	5.0 us
100	10 us
101	20 us
110	40 us
111	50 us

Table	5-1	Receiver	Detection	Threshold	Settings
-------	-----	----------	-----------	-----------	----------

5.1.2 RECEIVER SIGNAL DETECTION

¹ Multiple lanes could share the PLL.





Receiver signal idling is detected with levels above a programmable threshold specified by Receiver Signal Detect field in the PHY Parameter 2 Register (Offset 7Ch, bit[21:20]), which can be configured on a per-port basis via EEPROM or SMBUS settings.

Receiver Signal Detect	Min (mV ppd)	Max (mV ppd)
00	50	80
01 (Recommended)	65	175
10	75	200
11	120	240

5.1.3 RECEIVER EQUALIZATION

The receiver implements programmable equalizer via the Receiver Equalization field in the PHY Parameter 2 Register (Offset 7Ch, bit[25:22]), which can be configured on a per-port basis via EEPROM or SMBUS settings.

Receiver Equalization	Equalization
0000	Off
0010	Low
0110 (Recommended)	Medium
1110	High

5.1.4 TRANSMITTER SWING

The PCI Express transmitters support implementations of both full voltage swing and half (low) voltage swing. In full swing signaling mode, the transmitters implement de-emphasis, while in half swing mode, the transmitters do not. The Transmitter Swing field in the PHY Parameter 2 Register 2 (offset 7Ch, Bit[30]) is used for the selection of full swing signaling or half swing signaling, which can be configured on a per-port basis via EEPROM or SMBUS settings.

Table 5-4 Transmitter Swing Settings

Transmitter Swing	Mode	De-emphasis
0	Full Voltage Swing	Implemented
1	Half Voltage Swing	Not implemented

5.1.5 DRIVE AMPLITUDE AND DE-EMPHASIS SETTINGS

Depending on the operation condition (voltage swing and de-emphasis condition), one of the Drive Amplitude Base Level fields in the Switch Operation Mode Register (offset 74h) and one of the Drive De-Emphasis Base Level fields in the PHY Parameter 1 Register (offset 7Ah) are active for configuration of the amplitude and de-emphasis.

The final drive amplitude and drive de-emphasis are the summation of the base level value and the offset value. The offset value for drive amplitude is 25 mV pd, and 6.25 mV pd for drive de-emphasis.

The driver output waveform is the synthesis of amplitude and de-emphasis. The driver amplitude without de-emphasis is specified as a peak differential voltage level (mVpd), and the driver de-emphasis modifies the driver amplitude.








Figure 5-1 Driver Output Waveform

5.1.6 DRIVE AMPLITUDE

Only one of the Drive Amplitude Level field in the Switch Operation Mode Register (offset 74h, bit[20:16], bit[25:21] and bit[30:26]) is active depending on the de-emphasis and swing condition. The settings and the corresponding values of the amplitude level, which can be configured by EEPROM or SMBUS settings.

Table	5-5 Drive	Amplitude	Base Level	Registers
-------	-----------	-----------	-------------------	-----------

Register	De-Emphasis Condition	Swing Condition
C_DRV_LVL_3P5_NOM	-3.5 db	Full
C_DRV_LVL_6P0_NOM	-6.0 db	Full
C_DRV_LVL_HALF_NOM	N/A	Half

Table	5-6 Drive	Amplitude	Base Level	Settings
-------	-----------	-----------	-------------------	----------

Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)
00000	0	00111	175	01110	350
00001	25	01000	200	01111	375
00010	50	01001	225	10000	400
00011	75	01010	250	10001	425
00100	100	01011	275	10010	450
00101	125	01100	300	10011	475
00110	150	01101	325	Others	Reserved

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mVpd. Combined values of driver amplitude and de-emphasis greater than 475 mVpd should be avoided.

3. At higher amplitudes, actual swings will be less than the theoretical value due to process variations and environment factors, such as voltage overhead compression, package losses, board losses, and other effects.





5.1.7 DRIVE DE-EMPHASIS

The Drive De-Emphasis Level field in the PHY Parameter 1 Register (Offset 78h, bit[20:16], bit[25:21] and bit[30:26]) controls the de-emphasis base level. The settings and the corresponding values of the de-emphasis level, which can be globally via EEPROM or SMBUS settings.

Table 5-7 Drive De-Emphasis Base Level Register

Register	De-Emphasis Condition
C_EMP_POST_GEN1_3P5_NOM	-3.5 db
C_EMP_POST_GEN2_3P5_NOM	-3.5 db
C_EMP_POST_GEN2_6P0_NOM	-6.0 db

Setting	De-Emphasis	Setting	De-Emphasis	Setting	De-Emphasis
	(mV pd)		(mV pd)		(mV pd)
00000	0.0	01011	69.0	10110	137.5
00001	6.0	01100	75.0	10111	144.0
00010	12.5	01101	81.0	11000	150.0
00011	19.0	01110	87.0	11001	156.0
00100	25.0	01111	94.0	11010	162.5
00101	31.0	10000	100.0	11011	169.0
00110	37.5	10001	106.0	11100	175.0
00111	44.0	10010	112.5	11101	181.0
01000	50.0	10011	119.0	11110	187.5
01001	56.0	10100	125.0	11111	194.0
01010	62.5	10101	131.0	-	-

Table 5-8 Drive De-Emphasis Base Level Settings

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mV pd. Combined values of driver amplitude and de-emphasis greater than 475 mV pd should be avoided.

3. At higher amplitudes, actual swings will be less than the theoretical value due to process variations and environment factors, such as voltage overhead compression, package losses, board losses, and other effects.

5.1.8 TRANSMITTER ELECTRICAL IDLE LATENCY

After the last character of the PCI Express transmission, the output current is reduced, and a differential voltage of less than 20 mV with common mode of VTX-CM-DC is established within 20 UI. This delay time is programmable via Transmitter PHY Latency field in the PHY Parameter 2 Register (Offset 7Ch, bit[3:0]), which can be configured by EEPROM or SMBUS settings.

5.2 DATA LINK LAYER (DLL)

The Data Link Layer (DLL) provides a reliable data transmission between two PCI Express points. An ACK/NACK protocol is employed to guarantee the integrity of the packets delivered. Each Transaction Layer Packet (TLP) is protected by a 32-bit LCRC for error detection. The DLL receiver performs LCRC calculation to determine if the incoming packet is corrupted in the serial link. If an LCRC error is found, the DLL transmitter would issue a NACK data link layer packet (DLLP) to the opposite end to request a re-transmission, otherwise an ACK DLLP would be sent out to acknowledge on reception of a good TLP.

In the transmitter, a retry buffer is implemented to store the transmitted TLPs whose corresponding ACK/NACK DLLP have not been received yet. When an ACK is received, the TLPs with sequence number equals to and smaller than that carried in the ACK would be flushed out from the buffer. If a NACK is received or no ACK/NACK is returned from the link partner after the replay timer expires, then a replay mechanism built in DLL transmitter is triggered to re-transmit the corresponding packet that receives NACK or time-out and any other TLP transmitted after that packet.





Meanwhile, the DLL is also responsible for the initialization, updating, and monitoring of the flow-control credit. All of the flow control information is carried by DLLP to the other end of the link. Unlike TLP, DLLP is guarded by 16-bit CRC to detect if data corruption occurs.

In addition, the Media Access Control (MAC) block, which is consisted of LTSSM, multiple lanes de-skew, scrambler/de-scrambler, clock correction from inserting skip order-set, and PIPE-related control/status circuits, is implemented to interface physical layer with data link layer.

5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)

The receiving end of the transaction layer performs header information retrieval and TC/VC mapping (see section 5.5), and it validates the correctness of the transaction type and format. If the TLP is found to contain an illegal header or the indicated packet length mismatches with the actual packet length, then a Malformed TLP is reported as an error associated with the receiving port. To ensure end-to-end data integrity, a 32-bit ECRC is checked against the TLP at the receiver if the digest bit is set in header.

5.4 ROUTING

The transaction layer implements three types of routing protocols: ID-based, address-based, and implicit routing. For configuration reads, configuration writes, transaction completion, and user-defined messages, the packets are routed by their destination ID constituted of bus number, device number, and function number. Address routing is employed to forward I/O or memory transactions to the destination port, which is located within the address range indicated by the address field carried in the packet header. The packet header indicates the packet types including memory read, memory write, IO read, IO write, Message Signaling Interrupt (MSI) and user-defined message. Implicit routing is mainly used to forward system message transactions such as virtual interrupt line, power management, and so on. The message type embedded in the packet header determines the routing mechanism.

If the incoming packet can not be forwarded to any other port due to a miss to hit the defined address range or targeted ID, this is considered as Unsupported Request (UR) packet, which is similar to a master abort event in PCI protocol.

5.5 TC/VC MAPPING

The 3-bit TC field defined in the header identifies the traffic class of the incoming packets. To enable the differential service, a TC/VC mapping table at destination port that is pre-programmed by system software or EEPROM pre-load is utilized to cast the TC labeled packets into the desired virtual channel. Note that TC0 traffic is mapped into VC0 channel by default. After the TC/VC mapping, the receive block dispatches the incoming request, completion, or data into the appropriate VC0 and VC1 queues.

5.6 QUEUE

In PCI Express, it defines six different packet types to represent request, completion, and data. They are respectively Posted Request Header (PH), Posted Request Data payload (PD), Non-Posted Request Header (NPH), Non-Posted Data Payload (NPD), Completion Header (CPLH) and Completion Data payload (CPLD). Each packet with different type would be put into a separate queue in order to facilitate the following ordering processor. Since NPD usually contains one DW, it can be merged with the corresponding NPH into a common queue named NPHD. Except NPHD, each virtual channel (VC0 or VC1) has its own corresponding packet header and data queue. When only VC0 is needed in some applications, VC1 can be disabled and its resources assigned to VC0 by asserting VC1_EN (Virtual Channel 1 Enable) to low.





5.6.1 PH

PH queue provides TLP header spaces for posted memory writes and various message request headers. Each header space occupies sixteen bytes to accommodate 3 DW or 4 DW headers. There are two PH queues for VC0 and VC1 respectively.

5.6.2 PD

PD queue is used for storing posted request data. If the received TLP is of the posted request type and is determined to have payload coming with the header, the payload data would be put into PD queue. There are two PD queues for VC0 and VC1 respectively.

5.6.3 NPHD

NPHD queue provides TLP header spaces for non-posted request packets, which include memory read, IO read, IO write, configuration read, and configuration write. Each header space takes twenty bytes to accommodate a 3-DW header, s 4-DW header, s 3-WD header with 1-DW data, and a 4-DW header with 1-DW data. There is only one NPHD queue for VC0, since non-posted request cannot be mapped into VC1.

5.6.4 CPLH

CPLH queue provides TLP header space for completion packets. Each header space takes twelve bytes to accommodate a 3-DW header. Please note that there are no 4-DW completion headers. There are two CPLH queues for VC0 and VC1 respectively.

5.6.5 CPLD

CPLD queue is used for storing completion data. If the received TLP is of the completion type and is determined to have payload coming with the header, the payload data would be put into CPLD queue. There are two CPLD queues for VC0 and VC1 respectively.

5.7 TRANSACTION ORDERING

Within a VPPB, a set of ordering rules is defined to regulate the transactions on the PCI Express Switch including Memory, IO, Configuration and Messages, in order to avoid deadlocks and to support the Producer-Consumer model. The ordering rules defined in table 5-4 apply within a single Traffic Class (TC). There is no ordering requirement among transactions within different TC labels. Since the transactions with the same TC label are not allowed to map into different virtual channels, it implies no ordering relationship between the traffic in VC0 and VC1.

Row Pass Column	Posted Request	Read Request	Non-posted Write Request	Read Completion	Non-posted Write Completion
Posted Request	Yes/No ¹	Yes ⁵	Yes ⁵	Yes ⁵	Yes ⁵
Read Request	No ²	Yes	Yes	Yes	Yes
Non-posted Write Request	No ²	Yes	Yes	Yes	Yes
Read Completion	Yes/No ³	Yes	Yes	Yes	Yes
Non-Posted Write	Yes ⁴	Yes	Yes	Yes	Yes
Completion					

Table 5-9 Summary of PCI Express Ordering Rules





1. When the Relaxed Ordering Attribute bit is cleared, the Posted Request transactions including memory write and message request must complete on the egress bus of VPPB in the order in which they are received on the ingress bus of VPPB. If the Relaxed Ordering Attribute bit is set, the Posted Request is permitted to pass over other Posted Requests occurring before it.

2. A Read Request transmitting in the same direction as a previously queued Posted Request transaction must push the posted write data ahead of it. The Posted Request transaction must complete on the egress bus before the Read Request can be attempted on the egress bus. The Read transaction can go to the same location as the Posted data. Therefore, if the Read transaction were to pass the Posted transaction, it would return stale data.

3. When the Relaxed Ordering Attribute bit is cleared, a Read completion must "pull" ahead of previously queued posted data transmitting in the same direction. In this case, the read data transmits in the same direction as the posted data, and the requestor of the read transaction is on the same side of the VPPB as the completer of the posted transaction. The posted transaction must deliver to the completer before the read data is returned to the requestor. If the Relaxed Ordering Attribute bit is set, then a read completion is permitted to pass a previously queued Memory Write or Message Request.

4. Non-Posted Write Completions are permitted to pass a previous Memory Write or Message Request transaction. Such transactions are actually transmitting in the opposite directions and hence have no ordering relationship.

5. Posted Request transactions must be given opportunities to pass Non-posted Read and Write Requests as well as Completions. Otherwise, deadlocks may occur when some older bridges, which do not support delayed transactions are mixed with PCIe Switch in the same system. A fairness algorithm is used to arbitrate between the Posted Write queue and the Non-posted transaction queue

5.8 PORT ARBITRATION

Among multiple ingress ports, the port arbitration built in the egress port determines which incoming packets to be forwarded to the output port. The arbitration algorithm contains hardware fixed Round Robin, 128-phase Weighted Round-Robin and programmable 128-phase time-based WRR. The port arbitration is held within the same VC channel. It means that each port has two port arbitration circuitries for VC0 and VC1 respectively. At the upstream ports, in addition to the inter-port packets, the intra-port packet such as configurations completion would also join the arbitration loop to get the service from Virtual Channel 0.

5.9 VC ARBITRATION

After port arbitration, VC arbitration is executed among different VC channels within the same source. Three arbitration algorithms are provided to choose the appropriate VC: Strict Priority, Round Robin or Weighted Round Robin.

5.10 FLOW CONTROL

PCI Express employs Credit-Based Flow Control mechanism to make buffer utilization more efficient. The transaction layer transmitter ensures that it does not transmit a TLP to an opposite receiver unless the receiver has enough buffer space to accept the TLP. The transaction layer receiver has the responsibility to advertise the free buffer space to an opposite transmitter to avoid packet stale. In this Switch, each port has its own separate queues for different traffic types and the credits are sent to data link layer on the fly. The data link layer compares the current available credits with the monitored ones and reports the updated credit to the counterpart. If no new credit is acquired, the credit reported is scheduled for every 30 us to prevent the link from entering retrain. On the other hand, the receiver at each egress port gets the usable credits from the opposite end in a link. The output port broadcasts them to all the other ingress ports to get packet transmission.





5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)

The transmit portion of transaction layer performs the following functions. They construct the all types of forwarded TLP generated from VC arbiter, respond with the completion packets when the local resource (i.e. configuration register) is accessed, and regenerate the message that terminates at receiver to RC if acting as an upstream port.