

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







PI7C9X7958 PCI Express® Octal UART

Datasheet Revision 1.2 August 2017



1545 Barber Lane Milpitas, CA 95035

Telephone: 408-232-9100 FAX: 408-435-1100

Internet: http://www.diodes.com





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated

www.diodes.com





REVISION HISTORY

Date	Revision Number	Description
09/05/07	0.1	Preliminary Datasheet
10/31/07	0.2	Fixed the diagrams
		Corrected Chapter 4.2 Pin Description (RREF, GPIO[7] EEPROM Organization Pin, RTS[0] EEPROM
		Bypass Pin)
		Updated Chapter 6 PCI Express Registers(6.2.42 [3], 6.2.36 UART Driver Setting, 6.2.41 GPIO Control
		Register)
		Revised Chapter 7.1 Registers in I/O Mode
		Updated Chapter 11 Ordering Info
		Updated Chapter 8 EEPROM
04/22/08	0.3	Updated 1 Features (Clock prescaler, Data frame size, Power Dissipation)
		Corrected 3 General Description
		Updated 4 Pin Assignment (description for shared pins added, MODE_SEL changed to DRIVER_SEL,
		VAUX changed to VDDCAUX, WAKEUP_L, CLKINP, CLKINN)
		Added 5.2.4 Mode Selection, 5.2.5 450/550 Mode, 5.2.6 Enhanced 550 Mode, 5.2.7 Enhanced 950 Mode
		Corrected 5.2.8 Transmit and Receive FIFOs, 5.2.9 Automated Flow Control
		Modified 5.2.12 Baud Rate Generation
		Updated 6 PCI Express Register Description (6.2.36, 6.2.42)
		Updated Format (6.2.20, 6.2.36, 6.2.54, 6.2.55, 6.2.57)
		Updated Chapter 7 UART Register Description (7.1.6 LCR Bit[5:0], 7.1.7 MCR Bit[5] and Bit[7], 7.1.9
		MSR Bit[3:0], 7.2.6 LCR Bit[5:0], 7.2.7 MCR Bit[5] and Bit[7], 7.2.9 MSR Bit[3:0], 7.2.11 DLL, 7.2.12
		DLH, 7.2.13 EFR, 7.2.18 ACR Bit[7:2], 7.2.23 CPRM)
		Updated Chapter 8.3 EEPROM Space Address Map And Description (00h, 0Ah, 40h)
		Added Chapter 9 Electrical Specification
		Corrected 9.2 DC Specification
		Updated 9.3 AC Specification Added 10 Clock Scheme
08/13/08	0.4	Updated Chapter 1 Features (added Industrial Temperature Range)
06/13/06	0.4	Updated 9.1 Absolute Maximum Ratings: Ambient Temperature with power applied
11/25/08	1.0	Updated 7.1.13 Sample Clock Register and 7.2.27 Sample Clock Register
11/25/06	1.0	Updated Chapter 12 Ordering Information
		Removed "Preliminary" and "Confidential" references
03/06/09	1.1	Corrected Figure 3-1 PI7C9X7958 Block Diagram (SYN UART CLK removed)
03/00/07	1.1	Corrected Section 4.2.1 UART Interface (SYNCLK_IN_EN and SYN_UART_CLK removed)
		Corrected Figure 5-2 Internal Loopback in PI7C7958
		Corrected Figure 5-3 Crystal Oscillator as the Clock Source (14.7456 MHz)
		Corrected Section 7.1.7 Modem Control Register (Bit[5]), 7.1.10 Special Function Register (Bit[4]), 7.2.7
		Modem Control Register (Bit[5]), 7.2.10 Special Function Register (Bit[4]), 7.2.29 Receive FIFO Data
		Registers, 7.2.30 Transmit FIFO Data Register, 7.2.31
04/20/09	1.2	Added internal pull-up and pull-down information to UART Interface, System Interface, Test Signal, and
		EEPROM pins in Section 4.
09/24/09	1.3	Updated Figure 5-3 Crystal Oscillator as the Clock Source
		Updated Section 6.2.24 Message Signaled Interrupt (MSI) Next Item Pointer 8Ch
		Added Section 6.2.25 Message Address Register – Offset 90h
		Added Section 6.2.26 Message Upper Address Register – Offset 94h
		Added Section 6.2.27 Message Data Register – Offset 98h
03/18/11	1.4	Updated Section 11 Package Information
06/04/14	1.5	Updated Section 4.1 Pin List (SR_DO and SR_DI)
		Updated Section 4.2.5 EEPROM Interface (SR_DO and SR_DI)
		Created for IC Revision B
	1	Updated Chapter 12 Ordering Information
		Added Section 6.2.25 Message Control Register – OFFSET 8Ch
05/11/15	1.6	Updated Table 5-2 Baud Rate Generator Setting
		Updated Section 7.2.23 CLOCK PRESCALE REGISTER - OFFSET 14h
08/30/17	1.7	Update Logo
		Updated Section 4.1 PIN LIST of 160-PIN LFBGA
	1	Updated Section 4.2.1 UART INTERFACE
		Updated Table 9.1 Absolute Maximum Ratings
		Updated Table 9.2 DC Electrical Characteristics
		Updated Section 12 Ordering Information







Table of Contents


1.	FEATUI	RES	9
2.	APPLIC	CATIONS	9
3.	GENER	AL DESCRIPTION	10
4.	PIN ASS	SIGNMENT	11
	4.1. PIN	LIST OF 160-PIN LFBGA	11
	4.2. PIN	DESCRIPTION	12
	4.2.1.	UART INTERFACE	
	4.2.2.	PCI EXPRESS INTERFACE	14
	4.2.3.	SYSTEM INTERFACE	14
	4.2.4.	TEST SIGNALS	15
	4.2.5.	EEPROM INTERFACE	15
	4.2.6.	POWER PINS	15
5.	FUNCT	IONAL DESCRIPTION	16
		NFIGURATION SPACE	
	5.1.1.	PCI Express Configuration Space	16
	5.1.2.	UART Configuration Space	16
	5.2. DEV	VICE OPERATION	17
	5.2.1.	Configuration Access	17
	5.2.2.	I/O Reads/Writes	17
	5.2.3.	Memory Reads/Writes	17
	5.2.4.	Mode Selection	18
	5.2.5.	450/550 Mode	18
	5.2.6.	Enhanced 550 Mode	18
	5.2.7.	Enhanced 950 Mode	18
	5.2.8.	Transmit and Receive FIFOs	18
	5.2.9.	Automated Flow Control	20
	5.2.10.	Internal Loopback	
	5.2.11.	Crystal Oscillator	
	5.2.12.	Baud Rate Generation	
	5.2.13.	Power Management	
6.	PCI EXI	PRESS REGISTER DESCRIPTION	
	6.1. REC	GISTER TYPES	24
	6.2. COI	NFIGURATION REGISTERS	24
	6.2.1.	VENDOR ID REGISTER – OFFSET 00h	25
	6.2.2.	DEVICE ID REGISTER – OFFSET 00h	25
	6.2.3.	COMMAND REGISTER – OFFSET 04h	25
	6.2.4.	STATUS REGISTER – OFFSET 04h	26
	6.2.5.	REVISION ID REGISTER – OFFSET 08h	
	6.2.6.	CLASS CODE REGISTER – OFFSET 08h	
	6.2.7.	CACHE LINE REGISTER – OFFSET 0Ch	
	6.2.8.	MASTER LATENCY TIMER REGISTER – OFFSET 0Ch	
	6.2.9.	HEADER TYPE REGISTER – OFFSET 0Ch	
	6.2.10.	BASE ADDRESS REGISTER 0 – OFFSET 10h	
	6.2.11.	BASE ADDRESS REGISTER 1 – OFFSET 14h	
	6.2.12.	SUBSYSTEM VENDOR REGISTER – OFFSET 2Ch	





6.2.13.	SUBSYSTEM ID REGISTER – OFFSET 2Ch	28
6.2.14.	CAPABILITIES POINTER REGISTER – OFFSET 34h	28
6.2.15.	INTERRUPT LINE REGISTER – OFFSET 3Ch	28
6.2.16.	INTERRUPT PIN REGISTER – OFFSET 3Ch	28
6.2.17.	POWER MANAGEMENT CAPABILITY ID REGISTER – OFFSET 80h	28
6.2.18.	NEXT ITEM POINTER REGISTER – OFFSET 80h	28
6.2.19.	POWER MANAGEMENT CAPABILITIES REGISTER - OFFSET 80h	28
6.2.20.	POWER MANAGEMENT DATA REGISTER – OFFSET 84h	29
6.2.21.	PPB SUPPORT EXTENSIONS – OFFSET 84h	29
6.2.22.	PM DATA REGISTER – OFFSET 84h	29
6.2.23.	MESSAGE SIGNALED INTERRUPTS (MSI) Capability ID Register 8Ch	
6.2.24.	MESSAGE SIGNALED INTERRUPTS (MSI) NEXT ITEM POINTER 8Ch	30
6.2.25.	MESSAGE CONTROL REGISTER – OFFSET 8Ch	
6.2.26.	MESSAGE ADDRESS REGISTER – OFFSET 90h	30
6.2.27.	MESSAGE UPPER ADDRESS REGISTER – OFFSET 94h	30
6.2.28.	MESSAGE DATA REGISTER – OFFSET 98h	30
6.2.29.	VPD CAPABILITY ID REGISTER – OFFSET 9Ch	31
6.2.30.	NEXT ITEM POINTER REGISTER – OFFSET 9Ch	31
6.2.31.	VPD REGISTER – OFFSET 9Ch	31
6.2.32.	VPD DATA REGISTER – OFFSET A0h	
6.2.33.	VENDOR SPECIFIC CAPABILITY ID REGISTER – OFFSET A4h	31
6.2.34.	NEXT ITEM POINTER REGISTER – OFFSET A4h	31
6.2.35.	LENGTH REGISTER – OFFSET A4h	32
6.2.36.	XPIP CSR0 – OFFSET A8h (Test Purpose Only)	
6.2.37.	XPIP CSR1 – OFFSET ACh (Test Purpose Only)	32
6.2.38.	REPLAY TIME-OUT COUNTER – OFFSET B0h	32
6.2.39.	ACKNOWLEDGE LATENCY TIMER – OFFSET B0h	32
6.2.40.	UART DRIVER SETTING – OFFSET B4h	32
6.2.41.	POWER MANAGEMENT CONTROL PARAMENT – OFFSET B8h	
6.2.42.	DEBUG REGISTER 1 – OFFSET BCh (Test Purpose Only)	
6.2.43.	DEBUG REGISTER 2 – OFFSET C0h (Test Purpose Only)	
6.2.44.	DEBUG REGISTER 3 – OFFSET C4h (Test Purpose Only)	
6.2.45.	DEBUG REGISTER 4 – OFFSET C8h (Test Purpose Only)	34
6.2.46.	GPIO CONTROL REGISTER – OFFSET D8h	
6.2.47.	EEPROM CONTROL REGISTER – OFFSET DCh	
6.2.48.	PCI EXPRESS CAPABILITY ID REGISTER – OFFSET E0h	
6.2.49.	NEXT ITEM POINTER REGISTER – OFFSET E0h	
6.2.50.	PCI EXPRESS CAPABILITIES REGISTER – OFFSET E0h	
6.2.51.	DEVICE CAPABILITIES REGISTER – OFFSET E4h	
6.2.52.	DEVICE CONTROL REGISTER – OFFSET E8h	
6.2.53.	DEVICE STATUS REGISTER – OFFSET E8h	
6.2.54.	LINK CAPABILITIES REGISTER – OFFSET ECh	
6.2.55.	LINK CONTROL REGISTER – OFFSET F0h	
6.2.56.	LINK STATUS REGISTER – OFFSET F0h	
6.2.57.	PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY ID REGISTER –	OFFSET
100h	39	
6.2.58.	CAPABILITY VERSION – OFFSET 100h	
6.2.59.	NEXT ITEM POINTER REGISTER – OFFSET 100h	
6.2.60.	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h	
6.2.61.	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h	
6.2.62.	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch	
6.2.63.	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110h	42







	6.2.64.	CORRECTABLE ERROR MASK REGISTER – OFFSET 114h	
	6.2.65.	ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h	
	6.2.66.	HEADER LOG REGISTER – OFFSET From 11Ch to 128h	43
7.	UART I	REGISTER DESCRIPTION	44
7	.1. RE	GISTERS IN I/O MODE	44
	7.1.1.	RECEIVE HOLDING REGISTER – OFFSET 00h	
	7.1.2.	TRANSMIT HOLDING REGISTER – OFFSET 00h	45
	7.1.3.	INTERRUPT ENABLE REGISTER – OFFSET 01h	45
	7.1.4.	INTERRUPT STATUS REGISTER – OFFSET 02h	
	7.1.5.	FIFO CONTROL REGISTER – OFFSET 02h	
	7.1.6.	LINE CONTROL REGISTER – OFFSET 03h	
	7.1.7.	MODEM CONTROL REGISTER – OFFSET 04h	47
	7.1.8.	LINE STATUS REGISTER – OFFSET 05h	48
	7.1.9.	MODEM STATUS REGISTER – OFFSET 06h	49
	7.1.10.	SPECIAL FUNCTION REGISTER – OFFSET 07h	49
	7.1.11.	DIVISOR LATCH LOW REGISTER – OFFSET 00h, LCR[7] = 1	50
	7.1.12.	DIVISOR LATCH HIGH REGISTER – OFFSET 01h, LCR[7] = 1	50
	7.1.13.	SAMPLE CLOCK REGISTER – OFFSET 02h, LCR[7] = 1	50
7	.2. RE	GISTERS IN MEMORY-MAPPING MODE	
	7.2.1.	RECEIVE HOLDING REGISTER – OFFSET 00h	53
	7.2.2.	TRANSMIT HOLDING REGISTER – OFFSET 00h	53
	7.2.3.	INTERRUPT ENABLE REGISTER – OFFSET 01h	53
	7.2.4.	INTERRUPT STATUS REGISTER – OFFSET 02h	54
	7.2.5.	FIFO CONTROL REGISTER – OFFSET 02h	54
	7.2.6.	LINE CONTROL REGISTER – OFFSET 03h	54
	7.2.7.	MODEM CONTROL REGISTER – OFFSET 04h	55
	7.2.8.	LINE STATUS REGISTER – OFFSET 05h	56
	7.2.9.	MODEM STATUS REGISTER – OFFSET 06h	57
	7.2.10.	SPECIAL FUNCTION REGISTER – OFFSET 07h	57
	7.2.11.	DIVISOR LATCH LOW REGISTER – OFFSET 08h	
	7.2.12.	DIVISOR LATCH HIGH REGISTER – OFFSET 09h	58
	7.2.13.	ENHANCED FUNCTION REGISTER – OFFSET 0Ah	
	7.2.14.	XON SPECIAL CHARACTER 1 – OFFSET 0Bh	
	7.2.15.	XON SPECIAL CHARACTER 2 – OFFSET 0Ch	59
	7.2.16.	XOFF SPECIAL CHARACTER 1 – OFFSET 0Dh	59
	7.2.17.	XOFF SPECIAL CHARACTER 2 – OFFSET 0Eh	
	7.2.18.	ADVANCE CONTROL REGISTER – OFFSET 0Fh	
	7.2.19.	TRANSMIT INTERRUPT TRIGGER LEVEL – OFFSET 10h	
	7.2.20.	RECEIVE INTERRUPT TRIGGER LEVEL – OFFSET 11h	
	7.2.21.	FLOW CONTROL LOW TRIGGER LEVEL – OFFSET 12h	
	7.2.22.	FLOW CONTROL HIGH TRIGGER LEVEL – OFFSET 13h	61
	7.2.23.	CLOCK PRESCALE REGISTER – OFFSET 14h	61
	7.2.24.	RECEIVE FIFO DATA COUNTER – OFFSET 15h, SFR[6] = 0	
	7.2.25.	LINE STATUS REGISTER COUNTER – OFFSET 15h, $SFR[6] = 1$	
	7.2.26.	TRANSMIT FIFO DATA COUNTER – OFFSET 16h, SFR[7] = 1	
	7.2.27.	SAMPLE CLOCK REGISTER – OFFSET 16h, SFR[7] = 0	
	7.2.28.	GLOBAL LINE STATUS REGISTER – OFFSET 17h	
	7.2.29.	RECEIVE FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh	
	7.2.30.	TRANSMIT FIFO DATA REGISTERS – OFFSET 100h ~ 17Fh	
	7.2.31.	LINE STATUS FIFO REGISTERS –OFFSET 180h ~ 1FFh	63





8. EE	EPROM INTERFACE	64
8.1.	AUTO MODE EERPOM ACCESS	64
8.2.	EEPROM MODE AT RESET	64
8.3.	EEPROM SPACE ADDRESS MAP AND DESCRIPTION	64
9. EL	LECTRICAL SPECIFICATION	66
9.1.	ABSOLUTE MAXIMUM RATINGS	
9.2.	DC SPECIFICATIONS	
9.3.	AC SPECIFICATIONS	66
10.	CLOCK SCHEME	69
11.	PACKAGE INFORMATION	70
12	ORDER INFORMATION	71





Table of Tables

TABLE 4-1 PIN-LIST OF 160-PIN LFBGA	11
TABLE 5-1 MODE SELECTION	18
TABLE 5-2 BAUD RATE GENERATOR SETTING	23
TABLE 5-3 SAMPLE BAUD RATE SETTING.	23
TABLE 7-1 UART BASE ADDRESS IN I/O MODE	44
TABLE 7-2 REGISTERS IN I/O MODE	45
TABLE 7-3 UART BASE ADDRESS IN MEMORY MODE	51
TABLE 7-4 MEMORY-MAP MODE	52
TABLE 9-1 ABSOLUTE MAXIMUM RATINGS	66
TABLE 9-2 DC ELECTRICAL CHARACTERISTICS	66
TABLE 9-3 TRANSMITTER CHARACTERISTICS.	66
TABLE 9-4 RECEIVER CHARACTERISTICS	67
TABLE 10-1 INPUT CLOCK REQUIREMENTS	69
List of Figures	
FIGURE 3-1 PI7C9X7958 BLOCK DIAGRAM	10
FIGURE 5-1 TRANSMIT AND RECEIVE FIFOS	
FIGURE 5-2 INTERNAL LOOPBACK IN PI7C9X7958	
FIGURE 5-3 CRYSTAL OSCILLATOR AS THE CLOCK SOURCE	
FIGURE 5-4 EXTERNAL CLOCK SOURCE AS THE CLOCK SOURCE.	
FIGURE 7-1 UART REGISTER BLOCK ARRANGEMENT IN I/O MODE	
FIGURE 7-2 UART REGISTER BLOCK ARRANGEMENT IN MEMORY MODE	51
FIGURE 11-1 PACKAGE OUTLINE DRAWING	70



1. FEATURES

- x1 PCI Express link host interface
- Eight high performance 950-class UARTs
- Compliant with PCI Express Base Specification 1.1
- Compliant with PCI Express CEM Specification 1.1
- Compliant with PCI Power Management 1.2
- Fully 16C550 software compatible UARTs
- 128-byte FIFO for each transmitter and receiver
- Baud rate up to 15 Mbps in asynchronous mode
- Flexible clock prescaler from 4 to 46
- Automated in-band flow control using programmable Xon/Xoff in both directions
- Automated out-of-band flow control using CTS#/RTS# and/or DSR#/DTR#
- Arbitrary trigger levels for receiver and transmitter FIFO interrupts and automatic in-band and out-of-band flow control
- Global Interrupt Status and readable FIFO levels to facilitate implementation of efficient device drivers
- Detection of bad data in the receiver FIFO
- Data framing size including 5, 6, 7, 8 and 9 bits
- Hardware reconfiguration through Microwire compatible EEPROM
- Operations via I/O or memory mapping
- Dual power operation (1.8V for PCIe I/O and core, 3.3V for UART I/O)
- Power dissipation: 0.9 W typical in normal mode
- Industrial Temperature Range -40° to 85°
- 160-pin LFBGA package

2. APPLICATIONS

- Remote Access Servers
- Network / Storage Management
- Factory Automation and Process Control
- Instrumentation
- Multi-port RS-232/ RS-422/ RS-485 Cards
- Point-of-Sale Systems (PoS)
- Industrial PC (IPC)
- Industrial Control
- Gaming Machines
- Building Automation
- Embedded Systems



3. GENERAL DESCRIPTION

The PI7C9X7958 is a PCI Express Octal UART (Universal Asynchronous Receiver-Transmitters) I/O Bridge. It is specifically designed to meet the latest system requirements of high performance and lead (Pb) -free. The bridge can be used in a wide range of applications such as Remote Access Servers, Automation, Process Control, Instrumentation, POS, ATM and Multi-port RS232/ RS422/ RS485 Cards. The PI7C9X7958 provides one x1 PCIe (dual simplex 2.5 Gbps) uplink port, and it is fully compliant with PCI express 1.1 and PCI power management 1.2 specifications. The bridge supports eight high performance UARTs, each of which supports Baud rate up to 15 Mbps in asynchronous mode. The UARTs support in-band and out-band auto flow control, arbitrary trigger level, I/O mapping and memory mapping. The PI7C9X7958 is fully software compatible with 16C550 type device drivers and can be configured to fit the requirements of RS232, RS422 and RS485 applications. The EEPROM interface is provided for system implementation convenience. Some registers can be pre-programmed via hardware pin settings to facilitate system initialization. For programming flexibility, all of the default configuration registers can be overwritten by EEPROM data, such as sub-vendor and sub-system ID.




Figure 3-1 PI7C9X7958 Block Diagram





4. PIN ASSIGNMENT

4.1. PIN LIST OF 160-PIN LFBGA

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A1	SOUT[5]	C13	SOUT[3]	H1	VTT	M3	VDDR
A2	RTS[7]	C14	CTS[2]	H2	VSS	M4	GPIO[2]/DEQ[3]
A3	SOUT[7]	D1	XTLO	Н3	VSS	M5	GPIO[5]/RXTERMADJ[0]
A4	RI[6]	D2	XTLI	H4	VDDA	M6	DRIVER_SEL0[3]/DTX[0]
A5	SIN[6]	D3	SCAN_EN	H11	DSR[0]	M7	DRIVER_SEL1[2]/DTX[3]
A6	DTR[6]	D4	CTS[5]	H12	SIN[1]	M8	DRIVER_SEL2[3]
A7	RI[5]	D5	DCD[7]	H13	SOUT[1]/DEBUG_PIN	M9	DRIVER_SEL4[0]
A8	DSR[5]	D6	DTR[7]	H14	RTS[1]/UART_TEST_MODE	M10	DRIVER_SEL5[1]
A9	JTG_TDO	D7	VSS	J1	TXN	M11	VDDR
A10	DCD[4]	D8	DCD[5]	J2	TXP	M12	DRIVER_SEL6[2]
A11	RI[4]	D9	JTG_TMS	J3	VSS	M13	DRIVER_SEL7[3]
A12	SIN[4]	D10	VSS	J4	VDDA	M14	RTS[0]/EEPROM_BYPASS
A13	SOUT[4]	D11	CTS[3]	J11	VSS	N1	PEREST_L
A14	SIN[3]	D12	VDDR	J12	RI[0]	N2	GPIO[0]/DEQ[1]
B1	RTS[5]	D13	DSR[2]	J13	CTS[0]	N3	VSS
B2	RI[7]	D14	DTR[2]	J14	DCD[0]	N4	GPIO[4]/TXTERMADJ[1]
В3	CTS[7]	E1	SR_CS	K1	VDDCAUX	N5	DRIVER_SEL0[0]/HI_DRV
B4	SIN[7]	E2	SR_DO	K2	VSS	N6	DRIVER_SEL1[0]/DTX[1]
В5	DCD[6]	E3	SR_DI	K3	VDDC	N7	DRIVER_SEL1[3]/DEQ[0]
В6	CTS[6]	E4	VSS	K4	VDDA	N8	DRIVER_SEL2[2]
В7	RTS[6]	E11	VSS	K11	DRIVER_SEL7[0]	N9	DRIVER_SEL3[1]
В8	JTG_TRST_L	E12	RTS[3]	K12	DRIVER_SEL7[2]	N10	DRIVER_SEL3[3]
В9	JTG_TDI	E13	SIN[2]	K13	SOUT[0]	N11	DRIVER_SEL5[0]
B10	DSR[4]	E14	RI[1]	K14	SIN[0]	N12	DRIVER_SEL5[3]
B11	DTR[4]	F1	VDDC	L1	RXP	N13	DRIVER_SEL6[0]
B12	RTS[4]	F2	VSS	L2	RXN	N14	DRIVER_SEL7[1]
B13	RI[3]	F3	WAKEUP_L	L3	RREF	P1	TEST
B14	DCD[2]	F4	SR_CLK_O	L4	VDDCAUX	P2	GPIO[1]/DEQ[2]
C1	SIN[5]	F11	DTR[3]	L5	GPIO[6]/RXTERMADJ[1]	P3	GPIO[3]/TXTERMADJ[0]
C2	DTR[5]	F12	RI[2]	L6	DRIVER_SEL0[2]/LO_DRV	P4	GPIO[7]/SR_ORG
C3	VDDR	F13	DCD[1]	L7	VDDC	P5	DRIVER_SEL0[1]/PHY_TM
C4	DSR[7]	F14	DSR[1]	L8	VSS	P6	DRIVER_SEL1[1]/DTX[2]
C5	VDDR	G1	CLKINP	L9	VSS	P7	DRIVER_SEL2[0]
C6	DSR[6]	G2	CLKINN	L10	VSS	P8	DRIVER_SEL2[1]
C7	SOUT[6]	G3	VDDC	L11	DRIVER_SEL6[1]	P9	DRIVER_SEL3[0]
C8	JTG_TCK	G4	VDDA	L12	DRIVER_SEL6[3]	P10	DRIVER_SEL3[2]
C9	CTS[4]	G11	SOUT[2]	L13	VDDC	P11	DRIVER_SEL4[1]
C10	VDDC	G12	RTS[2]	L14	DTR[0]/TEST2	P12	DRIVER_SEL4[2]
C11	DCD[3]	G13	CTS[1]	M1	VSS	P13	DRIVER_SEL4[3]
C12	DSR[3]	G14	DTR[1]	M2	VSS	P14	DRIVER_SEL5[2]

Table 4-1 Pin-List of 160-Pin LFBGA





4.2. PIN DESCRIPTION

4.2.1. UART INTERFACE

PIN NO.	NAME	TYPE	DESCRIPTION
A3, C7, A1,	SOUT [7:0]	0	UART Serial Data Outputs: The output pins transmit serial data
A13, C13,	[]		packets with start and end bits. SOUT[0] and SOUT[1] are output
G11, *H13, K13			signals with weak internal pull-down resistors.
1110			DEBUG_PIN: During system initialization, SOUT[1] acts as the
			DEBUG_IN pin, and it is used to internal debugging used only. In
			normal operation, it should be low. By default, it is set to '0' without
			pin strapped.
B4, A5, C1,	SIN [7:0]	I	UART Serial Data Inputs: The input pins receive serial data
A12, A14,			packets with start and end bits. The pins are idle high.
E13, H12, K14			
D5, B5, D8,	DCD [7:0]	I	Modem Data-Carrier-Detect Input and General Purpose Input
A10, C11,	DCD [7.0]	1	(Active Low)
B14, F13,			(Active Low)
J14			
D6, A6, C2,	DTR [7:0]	0	Modem Data-Terminal-Ready Output (Active LOW): If
B11, F11,			automated DTR# flow control is enabled, the DTR# pin is asserted
D14, G14,			and deasserted if the receiver FIFO reaches or falls below the
*L14			programmed thresholds, respectively. DTR[0] and DTR[1] are
			output signals with weak internal pull-down resistors.
			TEST2: During system initialization, DTR[0] acts as the TEST pin,
			and it is used for internal debugging used only. In normal operation,
			it should be low. By default, it is set to '0' without pin strapped.
A2, B7, B1,	RTS [7:0]	0	Modem Request-To-Send Output (Active LOW): If automated
B12, E12,	K15 [7.0]		RTS# flow control is enabled, the RTS# pin is deasserted and
G12, *H14,			reasserted whenever the receiver FIFO reaches or falls below the
*M14			programmed thresholds, respectively. RTS[0] and RTS[1] are output
			signals with weak internal pull-down resistors.
			UART_TEST_MODE: During system initialization, RTS[1] acts as
			the UART_TEST_MODE pin, and it is used for internal debugging
			used only. In normal operation, it should be low. By default, it is set to '0' without pin strapped.
			to 6 without pin strapped.
			EEPROM Bypass: During system initialization, RTS[0] acts as the
			EEPROM Bypass pin, and it is used to bypass EEPROM
			pre-loading. The pin is active-high. When it is asserted at start-up,
			the EEPROM pre-loading is bypassed, and no configuration data is
			loaded from the EEPRPOM. Otherwise, configuration data is loaded
B3, B6, D4,	CTS [7:0]	I	from the EEPROM. Modem Clear-To-Send Input (Active LOW): If automated CTS#
C9, D11,	C15[7.0]	1	flow control is enabled, upon deassertion of the CTS# pin, the
C14, G13,			transmitter will complete the current character and enter the idle
J13			mode until the CTS# pin is reasserted. Note: flow control characters
			are transmitted regardless of the state of the CTS# pin.
C4, C6, A8,	DSR [7:0]	I	Modem Data-Set-Ready Input (Active LOW): If automated
B10, C12,			DSR# flow control is enabled, upon deassertion of the DSR# pin,
D13, F14,			the transmitter will complete the current character and enter the idle
H11			mode until the DSR# pin is reasserted. Note: flow control characters
D2 A4 A7	D1 [7:0]	Ť	are transmitted regardless of the state of the DSR# pin.
B2, A4, A7, A11, B13,	RI [7:0]	I	Modem Ring-Indicator Input (Active LOW)
F12, E14,			
J12, E14,			
D1	XTLO	0	Crystal Oscillator Output
₩ 1	11110	U	Cijomi Oscinator Output





PIN NO.	NAME	TYPE	DESCRIPTION
D2	XTLI	TIFE	
D2	AILI	1	Crystal Oscillator Input Or External Clock Pin: The maximum
43.16 4T.6	DDIVED CELO	0	frequency supported by this device is 60MHz.
*M6, *L6, *P5, *N5	DRIVER_SEL0 [3:0]	О	DRIVER_SEL0: Used to select RS-232/ RS-424/ 4-Wire RS-485/ 2-Wire RS-458 Serial Port Mode for UART 0. DRIVER_SEL0 [3:0]
			are output signals with weak internal pull-down resistors.
			Driver Current Level Control (DTX[0]): During system
			initialization, DRIVER_SEL0[3] acts as the DTX[0] pin, and it is used to control the driver current level. By default, it is set to '0' without pin strapped.
			Law Driven Control (LO DDV). During greaten initialization
			Low Driver Control (LO_DRV): During system initialization, DRIVER_SEL0[2] acts as the LO_DRV pin, and it is used to decrease the nominal value of the PCI Express lane's driver current level. By default, it is set to '0' without pin strapped.
			PHY_TM: During system initialization, DRIVER SEL0[1] acts as
			the PHY_TM pin, and it is used for internal debugging used only. In normal operation, it should be low. By default, it is set to '0' without pin strapped.
			High Driver Control (HI_DRV): During system initialization,
			DRIVER_SEL0[0] acts as the HI_DRV pin, and it is used to
			increase the nominal value of the PCI Express lane's driver current
			level. By default, it is set '0' without pin strapped.
*N7, *M7,	DRIVER_SEL1	0	DRIVER_SEL1: Used to select RS-232/ RS-424/ 4-Wire RS-485/
*P6, *N6	[3:0]		2-Wire RS-458 Serial Port Mode for UART 1. DRIVER_SEL1 [3:0] are output signals with weak internal pull-down resistors.
			are output signals with weak internal pair down resistors.
			Driver Equalization Level Control (DEQ[0]): During system
			initialization, DRIVER_SEL1[3] acts as the DEQ[0] pin, and it is
			used to control the driver current level. By default, it is set to '0'
			without pin strapped.
			Driver Current Level Control (DTX[3:1]): During system
			initialization, DRIVER_SEL1[2:0] acts as the DTX[3:1] pins, and
			they are used to control the driver current level. By default, they are
			set to '000' without pin strapped.
M8, N8, P8,	DRIVER_SEL2	О	DRIVER_SEL2: Used to select RS-232/ RS-424/ 4-Wire RS-485/
P7	[3:0]		2-Wire RS-458 Serial Port Mode for UART 2. DRIVER_SEL2[3] is
			an output signal with a weak internal pull-up resistor, and other
			DRIVER_SEL2 signals are output signals with internal pull-down
N10 B10	DDH/ED CEVA		resistors.
N10, P10,	DRIVER_SEL3	О	DRIVER_SEL3: Used to select RS-232/ RS-424/ 4-Wire RS-485/
N9, P9	[3:0]		2-Wire RS-458 Serial Port Mode for UART 3. DRIVER_SEL3 [3:0] are output signals with weak internal pull-up resistors.
P13, P12,	DRIVER SEL4	О	DRIVER_SEL4: Used to select RS-232/ RS-424/ 4-Wire RS-485/
P11, M9	[3:0]		2-Wire RS-458 Serial Port Mode for UART 4. DRIVER SEL4 [3:0]
1 11, 1117	[5.0]		are output signals with weak internal pull-up resistors.
N12, P14,	DRIVER SEL5	О	DRIVER_SEL5: Used to select RS-232/ RS-424/ 4-Wire RS-485/
M10, N11	[3:0]		2-Wire RS-458 Serial Port Mode for UART 5. DRIVER_SEL5 [3:0]
			are output signals with weak internal pull-up resistors.
L12, M12,	DRIVER_SEL6	О	DRIVER_SEL6: Used to select RS-232/ RS-424/ 4-Wire RS-485/
L11, N13	[3:0]		2-Wire RS-458 Serial Port Mode for UART 6. DRIVER_SEL6 [3:0]
M12 7/12	DDB/ED CEL		are output signals with weak internal pull-up resistors.
M13, K12,	DRIVER_SEL7	О	DRIVER_SEL7: Used to select RS-232/ RS-424/ 4-Wire RS-485/
N14, K11	[3:0]		2-Wire RS-458 Serial Port Mode for UART 7. DRIVER_SEL7 [3:0] are output signals with weak internal pull-up resistors.
	I	L	are output signais with weak internal pull-up resistors.





4.2.2. PCI EXPRESS INTERFACE

PIN NO.	NAME	TYPE	DESCRIPTION
J2, J1	TXP, TXN	O	PCI Express Serial Output Signal: Differential PCI Express
			output signals.
L1, L2	RXP, RXN	I	PCI Express Serial Input Signal: Differential PCI Express input
			signals.
G1, G2	CLKINP,	I	Reference Input Clock: Connects to external 100MHz differential
	CLKINN		clock
			The input clock signals must be delivered to the clock buffer cell
			through an AC-coupled interface so that only the AC information of
			the clock is received, converted, and buffered. It is recommended
			that a 0.1uF be used in the AC-coupling.
L3	RREF	I	Reference Resistor: To accurately set internal bias references, a
			precision resistor must be connected between Rref and Vss . The
			resistor should have a nominal value of 2.1 K Ω and accuracy of +/-
			1%

4.2.3. SYSTEM INTERFACE

PIN NO.	NAME	TYPE	DESCRIPTION
N1	PEREST_L	I	System Reset Input
*P4, *L5, *M5, *N4, *P3, *M4, *P2, *N2	GPIO [7:0]	I/O	General-Purpose Bi-Direction Signals: These eight general-purpose pins are programmed as either input-only or bi-directional pins by writing the GPIO output enable control register. GPIO[2] is a bi-directional signal with a weak internal pull-up resistor, and other GPIO pins are bi-directional signals with weak internal pull-down resistors.
			EEPROM Organization Pin (SR_ORG): During system initialization, GPIO[7] acts as the SR_ORG pin, and it is used to select the organization structure of the EEPROM. The pin is active-high. When it is asserted at start-up, the EEPROM configuration data is organized in 16-bit structure. Otherwise, 8-bit structure is used.
			Receiver Termination Adjustment (RXTERMADJ[1:0]): During system initialization, GPIO[6:5] acts as the RXTERMADJ[1:0] pins, and they are used to adjust the receive termination resistor value. By default, they are set to '00' without pin strapped.
			Transmit Termination Adjustment (TXTERMADJ[1:0]): During system initialization, GPIO[4:3] acts as the TXTERMADJ[1:0] pins, and they are used to adjust the transmit termination resistor value. By default, they are set to "00" without pin strapped.
			Driver Equalization Level Control (DEQ[3:1]): During system initialization, GPIO[2:0] acts as the DEQ[3:1] pins, and they are used to control the driver current level. By default, they are set to '100' without pin strapped.
F3	WAKEUP_L	0	Wakeup Signal (Active LOW): When the Ring Indicator is received on UART channel 0 in L2 state, the WAKEUP_L is asserted. WAKEUP_L is an output signal with a weak internal pull-down resistor.





4.2.4. TEST SIGNALS

PIN NO.	NAME	TYPE	DESCRIPTION
B9	JTG_TDI	I	Test Data Input: When SCAN_EN is high, the pin is used (in
			conjunction with TCK) to shift data and instructions into the TAP in
			a serial bit stream. JTG_TDI is an input signal with a weak internal
			pull-up resistor.
A9	JTG_TDO	О	Test Data Output: When SCAN_EN is high, it is used (in
			conjunction with TCK) to shift data out of the Test Access Port
			(TAP) in a serial bit stream
D9	JTG_TMS	I	Test Mode Select: Used to control the state of the Test Access Port
			controller. JTG_TMS is an input signal with a weak internal pull-up
			resistor.
C8	JTG_TCK	I	Test Clock: Used to clock state information and data into and out of
			the chip during boundary scan.
B8	JTG_TRST_L	I	Test Reset: Active LOW signal to reset the TAP controller into an
			initialized state. JTG_TRST_L is an input signal with a weak
			internal pull-up resistor.
P1	TEST	I	This input signal should be tied to ground during normal operation.
D3	SCAN_EN	I	Scan Test Enable Pin: SCAN_EN is an input signal with a weak
	_		internal pull-up resistor.

4.2.5. EEPROM INTERFACE

PIN NO.	NAME	TYPE	DESCRIPTION
E1	SR_CS	О	EEPROM Chip Select: SR_CS is an output signal with a weak
			internal pull-up resistor.
E2	SR_DO	О	EEPROM Data Output: Serial data output interface to the
			EEPROM. SR_DO is an output signal with a weak internal pull-up
			resistor.
E3	SR_DI	I	EEPROM Data Input: Serial data input interface to the EEPROM.
			SR_DI is an input signal with a weak internal pull-up resistor.
F4	SR_CLK_O	0	EEPROM Clock Output.

4.2.6. POWER PINS

PIN NO.	NAME	TYPE	DESCRIPTION
C10, F1, G3,	VDDC	P	1.8 V Power Pin: Used as digital core power pins.
K3, L7, L13			
G4, H4, J4,	VDDA	P	1.8 V Power Pin: Used as analog core power pins.
K4			
C3, C5, D12,	VDDR	P	3.3 V Power Pin: Used as digital I/O power pins.
M3, M11			
K1, L4	VDDCAUX	P	1.8 V Power Pin: Used as auxiliary power pins.
H1	VTT	P	1.8V Termination Voltage: Provides driver termination voltage at
			transmitter. Should be given the same consideration as VDDCAUX.
D7, D10, E4,	VSS	P	Ground Pin: Used as ground pins.
E11, F2, H2,			
H3, J3, J11,			
K2, L8, L9,			
L10, M1,			
M2, N3			





5. FUNCTIONAL DESCRIPTION

The PI7C9X7958 is an integrated solution of eight high-performance 16C550 UARTs with one x1 PCI Express host interface. The PCI Express host interface is compliant with the PCI Express Base Specification 1.1, PCI Express CEM Specification 1.1, and PCI Power Management 1.2. In addition, the chip is compliant with the Advanced Configuration Power Interface (ACPI) Specification and the PCI Standard Hot-Plug Controller (SHPC) and Subsystem Specification Revision 1.0. The x1 PCI Express host interface supports up to 2.5 Gbps bandwidth and complete PCI Express configuration register set. The PCI Express interface allows direct access to the configuration and status registers of the UART channels.

The UARTs in the PI7C9X7958 support the complete register set of the 16C550-type devices. The UARTs support Baud Rates up to 15 Mbps in asynchronous mode. Each UART channel has 128-byte deep transmit and receive FIFOs. The high-speed FIFOs reduce CPU utilization and improve data throughput. In addition, the UARTs support enhanced features including automated in-band flow control using programmable Xon/Xoff in both directions, automated out-band flow control using CTS#/ RTS# and/or DRS#/ DTR#, and arbitrary transmit and receive trigger levels.

5.1. CONFIGURATION SPACE

The PI7C9X7958 has two sets of registers to allow various configuration and status monitoring functions. The PCI Express Configuration Space Registers enable the plug-and-play and auto-configuration when the device is connected to the PCI Express system bus. The UART configuration and internal registers enable the general UART operation functions, status control and monitoring.

5.1.1. PCI Express Configuration Space

The PI7C9X7958 is recognized as a PCI Express endpoint, which is mapped into the configuration space as a single logical device. Each endpoint in the system, including the PI7C9X7958, is part of a Hierarchy Domains originated by the Root Complex, which is a tree with a Root Port at its head in the configuration space. The device configuration registers are implemented for the user to access the functionalities provided by the PCI Express specification. The specification utilizes a flat memory-mapped configuration space to access device configuration registers.

All PCI Express endpoints facilitate a PCI-compatible configuration space to maintain compatibility with PCI software configuration mechanism. PCI Local Bus Specification, Revision 3.0 allocates 256 bytes per device function. PCI Express Base Specification 1.1 extends the configuration space to 4096 bytes to allow enhanced features. The first 256 bytes of the PCI Express Configuration Space are PCI 3.0 compatible region, and the rest of the 4096 bytes are PCI Express Configuration Space. The user can access the PCI 3.0 compatible region either by conventional PCI 3.0 configuration addresses or by the PCI Express memory-mapping addresses. These two types of accesses to the PCI 3.0 compatible region have identical results. The enhanced features in the PCI Express configuration space can only be accessed by PCI Express memory-mapping accesses.

5.1.2. UART Configuration Space

Through the UART registers, the user can control and monitor various functionalities of the UARTs on the PI7C9X7958 including FIFOs, interrupt status, line status, modem status and sample clock. Each of the UART's transmit and receive data FIFOs can be conveniently accessed by reading and writing the registers





in the UART configuration space. These registers allow flexible programming capability and versatile device operations of the PI7C9X7958. Each UART is accessed through an 8-byte I/O blocks. The addresses of the UART blocks are offset by the base address referred by the Base Address Register (BAR). The value of the base address is loaded from the I/O or Memory Base Address defined in the PCI Express configuration space.

The PI7C9X7958 also supports enhanced features such as Xon/Xoff, automatic flow control, Baud Rate prescaling and various status monitoring. These enhanced features are available through the memory address offset by the BAR in the PCI Express configuration space.

The basic features available in the registers in I/O mode are also available in the registers in memory-mapping mode. Accesses to these registers are equivalent in these two modes.

The UARTs on the PI7C9X7958 supports operations in 16C450, 16C550 and 16C950 modes. These modes of operation are selected by writing the SFR, FCR and EFR registers. The PI7C9X7958 is backward compatible with these modes of operation.

5.2. DEVICE OPERATION

The PI7C9X7958 is configured by the Root Complex in the bootstrap process during system start-up. The Root Complex performs bus scans and recognizes the device by reading vendor and device IDs. Upon successful device identification, the system then loads device-specific driver software and allocates I/O, memory and interrupt resources. The driver software allows the user to access the functions of the device by reading and writing the UART registers. The PCI Express interface incorporates convenient device operation and high system performance.

5.2.1. Configuration Access

The PI7C9X7958 accepts type 0 configuration read and write accesses defined in the PCI Express Base1.1 Specification. The first 256 bytes of the PCI Express configuration are compatible with PCI 3.0.

5.2.2. I/O Reads/Writes

The PCI Express interface of the PI7C9X7958 decodes incoming transaction packets. If the address is within the region assigned by the I/O Base Address Registers, the transaction is recognized as an I/O Read or Write.

5.2.3. Memory Reads/Writes

Similar to the I/O Read/Write, if the address of the transaction packet is within the memory range, a Memory Read/Write occurs.



5.2.4. Mode Selection

All of the internal UART channels in the I/O Bridge support the 16C450, 16C550, Enhanced 16C550, and Enhanced 950 UART Modes. The mode of the UART operation is selected by toggling the Special Function Register (SFR[5]) and Enhanced Function Register (EFR[4]). The FIFO depth of each mode and the mode selection is tabulated in the table below.

Table 5-1 Mode Selection

UART Mode	SFR[5]	EFR[4]	FIFO Size				
450/550	X	0	1/16				
Enhanced 550	0	1	128				
Enhanced 950	1	1	128				

5.2.5. 450/550 Mode

The 450 Mode is inherently supported when 550 Mode is selected. When in the 450 Mode, the FIFOs are in the "Byte Mode", which refers to the one-byte buffer in the Transmit Holding Register and the Receive Holding Register in each of the UART channels. When in the 550 Mode, the UARTs support an increased FIFO depth of 16.

When EFR[4] is set to "0", the SFR[5] is ignored, and the 450/550 Mode is selected.

5.2.6. Enhanced 550 Mode

Setting the SFR[5] to "0" and EFR[4] to "1" enables the Enhanced 550 Mode. The Enhanced 550 Mode further increases FIFO depth to 128.

5.2.7. Enhanced 950 Mode

128-deep FIFOs are supported in the Enhanced 950 Mode. When the Enhanced 950 Mode is enabled, the UART channels support additional features:

- Sleep mode
- Special character detection
- Automatic in-band flow control
- Automatic flow control using selectable arbitrary thresholds
- Readable status for automatic in-band and out-of-band flow control
- Flexible clock prescaler
- Programmable sample clock
- DSR/DTR automatic flow control

5.2.8. Transmit and Receive FIFOs

Each channel of the UARTs consists of 128 bytes of transmit FIFOs and 128 bytes of receive FIFOs, namely the Transmit Holding Registers (THR) and the Receive Holding Registers (RHR). The FIFOs provide storage space for the data before they can be transmitted or processed. The THR and RHR operate simultaneously to transmit and read data.

The transmitter reads data from the THR into the Transmit Shift Register (TSR) and removes the data from top of the THR. It then converts the data into serial format with start and stop bits and parity bits if required. If the transmitter completes transmitting the data in the TSR and the THR is empty, the transmitter is in the





idle state. The data that arrive most recently are written to the bottom of the THR. If the THR is full, and the user attempts to write data to the THR, a data overrun occurs and the data is lost.

The receiver writes data to the bottom of the RHR when it finishes receiving and decoding the data bits. If the RHR is full when the receiver attempts to write data to it, a data overrun occurs. Any read operation to an empty RHR is invalid.

The empty and full status of the THR and RHR can be determined by reading the empty and full flags in the Line Status Register (LSR). When the transmitter and receiver are ready to transfer data to and from the FIFOs, interrupts are raised to signal this condition. Additionally, the user can use the Receive FIFO Data Counter (RFDC) and Transmit FIFO Data Counter (TFDC) registers to determine the number of items in each FIFO.




Figure 5-1 Transmit and Receive FIFOs





5.2.9. Automated Flow Control

The device uses automatic in-band flow control to prevent data-overrun to the local receive FIFO and remote receive FIFO. This feature works in conjunction with the special character detection. When an XOFF condition is detected, the UART transmitter will suspend any further data transmission after the current character transmission is completed. The transmitter will resume data-transmission as soon as an XON condition is detected. The automatic in-band feature is enabled by the Enhanced Function Register (EFR). EFR[1:0] enables the in-band receive flow control, and EFR[3:2] enables the in-band transmit flow control.

The out-of-band flow control utilizes RTS# and CTS# pins to suspend and resume the data transmission and to prevent data-overrun. An asserted CTS# pin signals the UART to suspend transmission due to a full remote receive FIFO. Upon detecting an asserted CTS# pin, the UART will complete the current character transmission and enters idle mode until the CTS# pin is deasserted.

The UART deasserts RTS# to signal the remote transmitter that the local receive FIFO reaches the programmed upper trigger level. When the local receive FIFO falls below the programmed lower trigger level, the RTS# is reasserted. The automatic out-of-band flow control is enabled by EFR[7:6].





5.2.10. Internal Loopback

The internal loopback capability of the UARTs is enabled by setting Modem Control Register bit-4 (MCR[4]) to 1. When the feature is enabled, the data from the output of the transmit shift register are looped back to the input of the receive shift register. This feature provides the users a way to perform system diagnostics by allowing the UART to receive the same data it is sending.




Figure 5-2 Internal Loopback in PI7C9X7958





5.2.11. Crystal Oscillator

The PI7C9X7958 uses a crystal oscillator or an external clock source to provide system clock to the Baud Rate Generator. When a clock source is used, the clock signal should be connected to the XTLI pin, and a 2K pull-up resistor should be connected to the XTLO pin.

When a crystal oscillator is used, the XTLI is the input and XTLO is the output, and the crystal should be connected in parallel with two capacitors.




Figure 5-3 Crystal Oscillator as the Clock Source




Figure 5-4 External Clock Source as the Clock Source



5.2.12. Baud Rate Generation

The built-in Baud Rate Generator (BRG) allows a wide range of input frequency and flexible Baud Rate generation. To obtain the desired Baud Rate, the user can set the Sample Clock Register (SCR), Divisor Latch Low Register (DLL), Divisor Latch High Register (DLH) and Clock Prescale Registers (CPRM and CPRN). The Baud Rate is generated according to the following equation:

$$BaudRate = \frac{InputFrequency}{Divisor*Prescaler}$$

The parameters in the equation above can be programmed by setting the "SCR", "DLL", "DLH", "CPRM" and "CPRN" registers according to the table below.

Table 5-2 Baud Rate Generator Setting

Setting	Description
Divisor	DLL + (256 * DLH)
Prescaler	$2^{M} * (SampleClock + N)$
SampleClock	16-SCR, (SCR = '0h' to 'Ch')
M	CPRM, (CPRM = '01h' to '02h')
N	CPRN, (CPRN = '0h' to '7h')

To ensure the proper operation of the Baud Rate Generator, users should avoid setting the value '0' to Sample Clock, Divisor and Prescaler.

The following table lists some of the commonly used Baud Rates and the register settings that generate a specific Baud Rate. The examples assume an Input Clock frequency of 14.7456 Mhz. The SCR register is set to '0h', and the CPRM and CPRN registers are set to '1h' and '0h' respectively. In these examples, the Baud Rates can be generated by different combination of the DLH and DLL register values.

Table 5-3 Sample Baud Rate Setting

Baud Rate	DLH	DLL
1,200	3h	00h
2,400	1h	80h
4,800	0h	C0h
9,600	0h	60h
19,200	0h	30h
28,800	0h	20h
38,400	0h	18h
57,600	0h	10h
115,200	0h	08h
921,600	0h	01h

5.2.13. Power Management

The PI7C9X7958 supports the D0, D1, D2 and D3 power states. The device is compliant with PCI Power Management Specification Revision 1.2.



6. PCI EXPRESS REGISTER DESCRIPTION

6.1. REGISTER TYPES


REGISTER TYPE	DEFINITION
HwInt	Hardware Initialization
RO	Read Only
WO	Write Only
RW	Read / Write
RWC	Read / Write 1 to Clear
RWCS	Sticky - Read Only / Write 1 to Clear
RWS	Sticky - Read / Write

6.2. CONFIGURATION REGISTERS

The following table details the allocation of the register fields of the PCI 2.3 compatible type 0 configuration space header.

31 – 24	23 – 16	15 – 8	7 – 0	BYTE OFFSET
Devi	Device ID		Vendor ID	
Sta	Status		Command	
	Class Code		Revision ID	08h
Reserved	Header Type	Master Latency Timer	Cache Line Size	0Ch
	Base Addres	s Register 0	•	10h
	Base Addres	s Register 1		14h
	Rese	rved		18h~28h
Subsys	stem ID	Subsystem	Vendor ID	2Ch
	Rese	rved		30h
	Capabilit	y Pointer		34h
	Rese	rved		38h
Rese	erved	Interrupt Pin	Interrupt Line	3Ch
	Rese	rved		40h – 7Fh
Power Manager	nent Capabilities	Next ID = $8C$	Capability ID = 01	80h
PM Data	PPB Support	Power Mana	gement Data	84h
Message Cor	ntrol Register	Next ID =9C	Capability ID = 05	8Ch
	Message Add			90h
	Message Upper A	Address Register		94h
	Message Da	nta Register		98h
VPD F	Register	Next ID = $A4$	Capability ID = 03	9Ch
	VPD Data			A0h
Vendor Define	e Register(28h)	Next ID = E0	Capability ID = 09	A4h
	XPIP			A8h
	XPIP	CSR1		ACh
ACK Late	ency Timer	Replay Time-out counter		B0h
		rer Selection		B4h
	Power Managemen			B8h
		Register		BCh – C4h
		arameter		C8h
		erved		CCh – D4h
	GPIO Data			D8h
	EEPROM Data		A Control	DCh
PCI Express Ca	PCI Express Capability Register		Capability ID = 10	E0h
	Device C			E4h
Device	Status	Device Control		E8h
	Link Ca	pability		ECh







31 – 24	23 – 16	15 – 8	7 – 0	BYTE OFFSET
Link Status		Link Control		F0h
	Rese	rved		F4h - FCh

Other than the PCI 2.3 compatible configuration space header, the I/O bridge also implements PCI express extended configuration space header, which includes advanced error reporting registers. The following table details the allocation of the register fields of PCI express extended capability space header. The first extended capability always begins at offset 100h with a PCI Express Enhanced Capability header and the rest of capabilities are located at an offset greater than 0FFh relative to the beginning of PCI compatible configuration space.

31 – 24	23 – 16	15 – 8	7 – 0	BYTE OFFSET		
Next Capability	Capability Version	PCI Express Exte	ended Capability	100h		
Offset = 000h		ID =	001h			
	Uncorrectable Error Status Register					
	Uncorrectable Error Mask Register 108h					
	10Ch					
Correctable Error Status Register 110h						
	Correctable Error Mask Register 114h					
A	Advanced Error Capabilities and Control Register 118h					
	Header Lo	g Register		11Ch~128h		

6.2.1. VENDOR ID REGISTER - OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Vendor ID	RO	Identifies Pericom as the vendor of this I/O bridge. The default value may be changed by auto-loading from EEPROM. Reset to 12D8h.

6.2.2. DEVICE ID REGISTER - OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Device ID	RO	Identifies this I/O bridge as the PI7C9X7958. The default value may
			be changed by auto-loading from EEPROM.
			Reset to 7958h.

6.2.3. COMMAND REGISTER – OFFSET 04h

BIT	FUNCTION	TYPE	DESCRIPTION
0	I/O Space Enable	RW	Controls a device's response to I/O Space accesses. A value of 0 disables the device response. A value of 1 allows the device to respond to I/O Space accesses. Reset to 0b.
1	Memory Space Enable	RW	Controls a device's response to Memory Space accesses. A value of 0 disables the device response. A value of 1 allows the device to response to memory Space accesses. Reset to 0b.
2	Bus Master Enable	RO	It is not implemented. Hardwired to 0b.
3	Special Cycle Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
4	Memory Write And Invalidate Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
5	VGA Palette Snoop Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
6	Parity Error	RW	Controls the device's response to parity errors. When the bit is set,