## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Features

- Dual 2x2 Crosspoint/Repeater Switch
- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995
- Designed for Signaling Rates up to $650 \mathrm{Mbit} / \mathrm{s}(325 \mathrm{Mhz})$
- Operates from a single 3.3V Supply: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Low-Voltage Differential Signaling with Output Voltages of $\pm 350 \mathrm{mV}$ into:
- $100 \Omega$ load (PI90LV044)
- $50 \Omega$ load Bus LVDS Signaling (PI90LVB044)
- Accepts $\pm 350 \mathrm{mV}$ differential inputs
- Wide common mode input range: 0.2 V to 2.7 V
- Output drivers are high impedance when disabled or when $\mathrm{V}_{\mathrm{CC}} \leq 1.5 \mathrm{~V}$
- Inputs are open, short, and terminated fail safe
- Propagation Delay Time: 3.5ns
- ESD protection is 10 kV on bus pins
- Bus Pins are High Impedance when disabled or with $\mathrm{V}_{\mathrm{CC}}$ less than 1.5 V
- TTL Inputs are 5 V Tolerant
- Power Dissipation at $400 \mathrm{Mbit} / \mathrm{s}$ of 250 mW
- Packaging (Pb-free \& Green available):
- 28-pin TSSOP (L)


## Block Diagram



## LVDS Dual 2x2 Crosspoint/Repeater Switch

## Description

The PI90LV044 and PI90LVB044 are monolithic dual 2x2 asynchronous crosspoint/repeater switches. The crosspoint function is based on a multiplexer tree architecture. Each $2 \times 2$ switch can be considered as a pair of $2: 1$ multiplexers that share the same inputs. The signal path through each switch is fully differential with minimal propagation delay. The signal path is unregistered, so no clock is required for the data inputs. The signal line drivers and receivers use Low Voltage Differential Signaling (LVDS) to achieve signaling rates as high as 650 Mbps .

The LVDS standard provides a minimum differential output voltage magnitude of 247 mV into a $100 \Omega$ load and receipt of 100 mV signals with up to 1 V of ground potential difference between a transmitter and receiver. The PI90LVB044 doubles the output drive current to achieve LVDS levels with a 50 ohm load.

The intended application of these devices is for loop-through and redundant channel switching for both point-to-point baseband (PI90LV044) and multipoint (PI90LVB044) data transmissions over controlled impedance media.

## Pin Configuration



MUX Truth Table

| Input |  | Output |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S 3}, \mathbf{S 1}$ | $\mathbf{S 2 , S 0}$ | $\mathbf{1 Y / 1 Z}-\mathbf{3 Y} / \mathbf{3 Z}$ | $\mathbf{2 T} / \mathbf{2 Z}-\mathbf{4 Y} / \mathbf{4 Z}$ |  |
| 0 | 0 | $1 \mathrm{~A} / 1 \mathrm{~B}-3 \mathrm{~A} / 3 \mathrm{~B}$ | $1 \mathrm{~A} / 1 \mathrm{~B}-3 \mathrm{~A} / 3 \mathrm{~B}$ | Splitter |
| 0 | 1 | $2 \mathrm{~A} / 2 \mathrm{~B}-4 \mathrm{~A} / 4 \mathrm{~B}$ | $2 \mathrm{~A} / 2 \mathrm{~B}-4 \mathrm{~A} / 4 \mathrm{~B}$ | Splitter |
| 1 | 0 | $1 \mathrm{~A} / 1 \mathrm{~B}-3 \mathrm{~A} / 3 \mathrm{~B}$ | $1 \mathrm{~A} / 1 \mathrm{~B}-3 \mathrm{~A} / 3 \mathrm{~B}$ | Router |
| 1 | 1 | $2 \mathrm{~A} / 2 \mathrm{~B}-4 \mathrm{~A} / 4 \mathrm{~B}$ | $2 \mathrm{~A} / 2 \mathrm{~B}-4 \mathrm{~A} / 4 \mathrm{~B}$ | Router |

## Note:

1. Setting $n \mathrm{DE}$ to 0 will set Ouput $n \mathrm{Y} / n \mathrm{Z}$ to High Impedance.


Figure 1. Possible Signal Routing

## Absolute Maximum Ratings Over Operating Free-Air Temperature ${ }^{(1)}$



## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability.
2. All voltage values, except differential $I / O$ bus voltages, are with respect to ground terminal.
3. Tested in accordance with MIL-STD-883C Method 3015.7

## Recommended Operating Conditions

|  | Min. | Nom. | Max. | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3.0 | 3.3 | 3.6 |  |  |
| High-Level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{S} 1-\mathrm{S} 3,1 \mathrm{DE}-4 \mathrm{DE}$ | 2 |  |  |  |
| Low-Level input voltage, $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.8 |  |
| Magnitude of Differential Input Voltage $\left\|\mathrm{V}_{\mathrm{ID}}\right\|$ | 0.1 |  | 0.6 |  |  |
| Common Mode input voltage, $\mathrm{V}_{\mathrm{IC}}$ (see figure 2) | $\frac{\left\|\mathrm{V}_{\mathrm{ID}}\right\|}{2}$ |  | $2.4-\frac{\left\|\mathrm{V}_{\mathrm{ID}}\right\|}{2}$ |  |  |
|  |  |  | $\mathrm{~V}_{\mathrm{CC}}-0.8$ |  |  |
| Operating free-air Temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |



Figure 2. Common-Mode Input Voltage vs. Differential Voltage

Receiver Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ITH }}+$ | Positive going differential input voltage threshold | $\mathrm{VCM}=1.2 \mathrm{~V}$ |  |  | 100 | mV |
| $\mathrm{V}_{\text {ITH- }}$ | Negative going differential input voltage threshold |  | -100 |  |  |  |
| II | Input current (A or B inputs) | $\mathrm{VI}=0 \mathrm{~V}$ | -2 |  | -20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VI}=2.4 \mathrm{~V}$ | -1.2 |  |  |  |
| $\mathrm{I}_{\text {( }}$ (OFF) | Power-off input current (A or B inputs) | $\mathrm{VCC}=0 \mathrm{~V}$ |  |  | 20 |  |

Receiver/Driver Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

| Symbol | Parameter |  | Test Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OD }}$ | Differential Output voltage magnitude |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega(\mathrm{LV}) \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega(\mathrm{LVB}) \end{aligned}$ | 247 | 440 | 590 |  |
| $\Delta \mathrm{V}_{\text {OD }}$ | Change in differential Output voltage magnitude between logic states |  |  | -50 |  | 50 | mV |
| $\mathrm{V}_{\mathrm{OC}(\mathrm{SS})}$ | Steady-state common-mode output voltage |  |  | 1.062 |  | 1.375 | V |
| $\Delta \mathrm{V}_{\text {OC(SS }}$ | Change in steady-state co voltage between logic sta | -mode output |  | -50 | 3 | 50 | mV |
| $\mathrm{V}_{\mathrm{OC}(\mathrm{PP})}$ | Peak-to-peak common-m | tput voltage |  |  |  | 150 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  | No load |  | 16 | 24 |  |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega(\mathrm{LV})$ |  | 26 | 40 |  |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ (LVB) |  | 42 | 54 | A |
|  |  |  | All Channels Disabled |  | 6 | 12 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High level input current | DE | $\mathrm{V}_{\mathrm{IH}}=5$ |  |  | 40 | nA |
|  |  | S1, S2, S3, S4 |  |  |  | -3 | $\mu \mathrm{A}$ |
| IIL | Low level input current | DE | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | -20 | nA |
|  |  | S1, S2, S3, S4 |  |  |  | 10 | $\mu \mathrm{A}$ |
| IOS | Short circuit output current |  | $\begin{gathered} \mathrm{V}_{\mathrm{OY}} \text { or } \mathrm{V}_{\mathrm{OZ}}=0 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{OD}}=0 \mathrm{~V} \end{gathered}$ |  |  | -10 | mA |
| IOZ | High impedence output current |  | $\mathrm{V}_{\mathrm{OD}}=600 \mathrm{mV}$ |  | 1.5 | $\pm 25$ | nA |
|  |  |  | $\mathrm{V}_{\mathrm{O}}-0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 1.5 | $\pm 25$ |  |
| IO (OFF) | Power off output current |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3.6 \mathrm{~V}$ |  | 1.5 | $\pm 40$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | S0-S3, 1DE - 4DE |  | 3 |  | pF |
|  |  |  |  | 8 |  |  |

Note:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 supply

Differential Receiver to Driver Switching Characteristics Over Recommended Operating Conditions (unless otherwise noted)

| Symbol | Parameter |  | Test Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Differential propagation delay, low-to-high |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 4.0 | 6.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Differential propagation delay, high-to-low |  |  |  | 4.0 | 6.0 |  |
| $\mathrm{t}_{\mathrm{sk}(\mathrm{p})}$ | Pulse skew ( $\mid$ t ${ }_{\text {PHL }}=$ tplH $\mid$ ) |  |  |  | 0.25 | 0.3 |  |
| $\mathrm{tr}_{\text {r }}$ | Transition, low-to-high | LV044 |  |  | 1.0 | 1.5 |  |
|  |  | LVB044 |  |  | 0.8 | 1.3 |  |
| $\mathrm{t}_{\mathrm{f}}$ | Transition, high-to-low | LV044 |  |  | 1.0 | 1.5 |  |
|  |  | LVB044 |  |  | 0.8 | 1.3 |  |
| $\mathrm{t}_{\text {PHZ }}$ | Propagation delay time, high-level-to-high-impedence output |  |  |  | 4.0 | 10 |  |
| tPLZ | Propagation delay time, low-level-to-high-impedance output |  |  |  | 4.3 | 10 |  |
| tPZH | Propagation delay time, high-impedence to high-level output |  |  |  | 3.0 | 10 |  |
| $\mathrm{t}_{\text {PZL }}$ | Propagation delay time, high-impdeence tolow-level output |  |  |  | 2.0 | 10 |  |
| tPHL_R1_Dx | Channel-tochannel skew, receiver to driver ${ }^{(2)}$ |  |  |  | - | 95 | ps |
| tPLH_R1_Dx |  |  |  |  | - | 95 |  |
| tPHL_R2_Dx |  |  |  |  | - | 95 |  |
| tPLH_R2_Dx |  |  |  |  | - | 95 |  |

## Notes:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 supply
2. These parametric values are measured over supply voltage and temperature ranges recommended for the device

## Parameter Measurement Information



Notes: A. All input pulses are supplied by a generator having the following characteristics: $t_{r}$ or $t_{f} \leq 1 \mathrm{~ns}$, pulse repetition rate (PRR) - 50 Mpps , pulse width $=10 \pm 0.2 \mathrm{~ns}$.
B. $R_{L}=100 \Omega$ or $50 \Omega \pm 1 \%$.
C. $C_{L}$ includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
D. The measurement of $\mathrm{V}_{\mathrm{OC}(\mathrm{PP})}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz .

Figure 3. Test Circuit and Voltage Definitions for the Differential Output Signal


Notes: A. All input pulses are supplied by a generator having the following characteristics: tr or $\mathrm{tf} \leq 1 \mathrm{~ns}$, pulse repetition rate (PRR) - 50 Mpps , pulse width $=10 \pm 0.2 \mathrm{~ns}$.
B. $R L=100 \Omega$ or $50 \Omega \pm 1 \%$.
C. $C_{L}$ includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
D. The measurement of $\operatorname{VOC}(P P)$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz .

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage


Notes: A. $R_{L}=100 \Omega$ or $50 \Omega \pm 1 \%$
B. All input pulses are supplies by a generator having the following characteristics: pulse repetition rate $(P P R)=50 \mathrm{Mpps}$, pulse width $=10 \pm 0.2 \mathrm{~ns}$.

Figure 5. Differential Receiver to Driver Propagation Delay and Driver Transition Time Waveforms


Figure 6. Enable and Disable Timing Circuit

## Typical Characteristics



## Packaging Mechanical: 28-Pin TSSOP (L)



Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Ordering Information

| Ordering Code | Package Code | Package Type |
| :--- | :---: | :---: |
| PI90LV044LE | L | Pb-free \& Green, 28-pin 170-mil TSSOP |
| PI90LVB044LE | L | Pb-free \& Green, 28-pin 170-mil TSSOP |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding X suffix $=$ Tape/Reel

