# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### 6-Pin, 8-Bit Flash Microcontrollers

#### **Devices Included In This Data Sheet:**

- PIC10F200
- PIC10F204 PIC10F202 PIC10F206

### **High-Performance RISC CPU:**

- Only 33 Single-Word Instructions to Learn
- · All Single-Cycle Instructions except for Program Branches, which are Two-Cycle
- 12-Bit Wide Instructions
- 2-Level Deep Hardware Stack
- · Direct, Indirect and Relative Addressing modes for Data and Instructions
- 8-Bit Wide Data Path
- Eight Special Function Hardware Registers
- · Operating Speed:
  - 4 MHz internal clock
  - 1 μs instruction cycle

#### **Special Microcontroller Features:**

- · 4 MHz Precision Internal Oscillator:
  - Factory calibrated to ±1%
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Debugging (ICD) Support
- · Power-on Reset (POR)
- Device Reset Timer (DRT)
- · Watchdog Timer (WDT) with Dedicated On-Chip RC Oscillator for Reliable Operation
- Programmable Code Protection
- Multiplexed MCLR Input Pin
- Internal Weak Pull-ups on I/O Pins
- · Power-Saving Sleep mode
- · Wake-up from Sleep on Pin Change

#### Low-Power Features/CMOS Technology:

- · Operating Current:
  - < 175 μA @ 2V, 4 MHz, typical
- Standby Current:
  - 100 nA @ 2V, typical
- · Low-Power, High-Speed Flash Technology:
  - 100,000 Flash endurance
  - > 40 year retention
- · Fully Static Design
- Wide Operating Voltage Range: 2.0V to 5.5V
- Wide Temperature Range:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C

#### Peripheral Features (PIC10F200/202):

- · Four I/O Pins:
  - Three I/O pins with individual direction control
  - One input-only pin
  - High current sink/source for direct LED drive
  - Wake-on-change
  - Weak pull-ups
- · 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit **Programmable Prescaler**

#### Peripheral Features (PIC10F204/206):

- · Four I/O Pins:
  - Three I/O pins with individual direction control
  - One input-only pin
  - High current sink/source for direct LED drive
  - Wake-on-change
  - Weak pull-ups
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler
- One Comparator:
  - Internal absolute voltage reference
  - Both comparator inputs visible externally
  - Comparator output visible externally

| Dovico    | Program Memory | Data Memory  | 1/0 | Timers | Comparator |
|-----------|----------------|--------------|-----|--------|------------|
| Device    | Flash (words)  | SRAM (bytes) | 1/0 | 8-bit  | Comparator |
| PIC10F200 | 256            | 16           | 4   | 1      | 0          |
| PIC10F202 | 512            | 24           | 4   | 1      | 0          |
| PIC10F204 | 256            | 16           | 4   | 1      | 1          |
| PIC10F206 | 512            | 24           | 4   | 1      | 1          |

#### TABLE 1: PIC10F20X MEMORY AND FEATURES

#### **Pin Diagrams**



#### FIGURE 2: 8-PIN PDIP



#### FIGURE 3: 8-PIN DFN



#### **Table of Contents**

| 1.0   | General Description                             | 4  |
|-------|---|----|
| 2.0   | PIC10F200/202/204/206 Device Varieties          | 5  |
| 3.0   | Architectural Overview                          | 6  |
| 4.0   | Memory Organization                             | 11 |
| 5.0   | I/O Port  | 20 |
| 6.0   | Timer0 Module and TMR0 Register (PIC10F200/202) | 23 |
| 7.0   | Timer0 Module and TMR0 Register (PIC10F204/206) | 27 |
| 8.0   | Comparator Module                               | 31 |
| 9.0   | Special Features of the CPU                     | 35 |
| 10.0  | Instruction Set Summary                         | 45 |
| 11.0  | Development Support                             | 53 |
| 12.0  | Electrical Characteristics                      | 57 |
| 13.0  | DC and AC Characteristics Graphs and Tables     | 67 |
| 14.0  | Packaging Information                           | 75 |
| The N | /licrochip Web Site                             | 85 |
| Custo | mer Change Notification Service                 | 85 |
| Custo | mer Support                                     | 85 |
| Produ | Ict Identification System                       | 86 |

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### 1.0 GENERAL DESCRIPTION

The PIC10F200/202/204/206 devices from Microchip Technology are low-cost, high-performance, 8-bit, fully-static, Flash-based CMOS microcontrollers. They employ a RISC architecture with only 33 single-word/ single-cycle instructions. All instructions are single cycle (1  $\mu$ s) except for program branches, which take two cycles. The PIC10F200/202/204/206 devices deliver performance in an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy to remember instruction set reduces development time significantly.

The PIC10F200/202/204/206 products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. INTRC Internal Oscillator mode is provided, thereby preserving the limited number of I/O available. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC10F200/202/204/206 devices are available in cost-effective Flash, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC10F200/202/204/206 products are supported by a full-featured macro assembler, a software simulator, an in-circuit debugger, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM<sup>®</sup> PC and compatible machines.

#### 1.1 Applications

The PIC10F200/202/204/206 devices fit in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers well suited for applications with space limitations. Low cost, low power, high performance, ease-of-use and I/O flexibility make the PIC10F200/202/204/206 devices very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and coprocessor applications).

|             |                                      | FICTOF200                       | FICTUF202                       | FICTOF204                       | FICTOF200                       |
|-------------|--------------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Clock       | Maximum Frequency of Operation (MHz) | 4                               | 4                               | 4                               | 4                               |
| Memory      | Flash Program Memory                 | 256                             | 512                             | 256                             | 512                             |
|             | Data Memory (bytes)                  | 16                              | 24                              | 16                              | 24                              |
| Peripherals | Timer Module(s)                      | TMR0                            | TMR0                            | TMR0                            | TMR0                            |
|             | Wake-up from Sleep on Pin Change     | Yes                             | Yes                             | Yes                             | Yes                             |
|             | Comparators                          | 0                               | 0                               | 1                               | 1                               |
| Features    | I/O Pins                             | 3                               | 3                               | 3                               | 3                               |
|             | Input-Only Pins                      | 1                               | 1                               | 1                               | 1                               |
|             | Internal Pull-ups                    | Yes                             | Yes                             | Yes                             | Yes                             |
|             | In-Circuit Serial Programming™       | Yes                             | Yes                             | Yes                             | Yes                             |
|             | Number of Instructions               | 33                              | 33                              | 33                              | 33                              |
|             | Packages                             | 6-pin SOT-23<br>8-pin PDIP, DFN |

#### TABLE 1-1: PIC10F200/202/204/206 DEVICES

The PIC10F200/202/204/206 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

The PIC10F200/202/204/206 devices use serial programming with data pin GP0 and clock pin GP1.

#### 2.0 PIC10F200/202/204/206 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC10F200/202/204/206 Product Identification System at the back of this data sheet to specify the correct part number.

#### 2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.2 Serialized Quick Turn Programming<sup>SM</sup> (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC10F200/202/204/206 devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC10F200/202/204/206 devices use a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 µs @ 4 MHz) except for program branches.

The table below lists program memory (Flash) and data memory (RAM) for the PIC10F200/202/204/206 devices.

TABLE 3-1:PIC10F2XX MEMORY

| Dovice    | Memory   |        |  |  |  |
|-----------|----------|--------|--|--|--|
| Device    | Program  | Data   |  |  |  |
| PIC10F200 | 256 x 12 | 16 x 8 |  |  |  |
| PIC10F202 | 512 x 12 | 24 x 8 |  |  |  |
| PIC10F204 | 256 x 12 | 16 x 8 |  |  |  |
| PIC10F206 | 512 x 12 | 24 x 8 |  |  |  |

The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/204/206 devices have a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC10F200/202/204/206 devices simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC10F200/202/204/206 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1 and Figure 3-2, with the corresponding device pins described in Table 3-2.







| Name             | Function | Input<br>Type | Output<br>Type | Description   |
|------------------|----------|---------------|----------------|---|
| GP0/ICSPDAT/CIN+ | GP0      | TTL           | CMOS           | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.   |
|                  | ICSPDAT  | ST            | CMOS           | In-Circuit Serial Programming <sup>™</sup> data pin.  |
|                  | CIN+     | AN            |                | Comparator input (PIC10F204/206 only).  |
| GP1/ICSPCLK/CIN- | GP1      | TTL           | CMOS           | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.   |
|                  | ICSPCLK  | ST            | CMOS           | In-Circuit Serial Programming clock pin.  |
|                  | CIN-     | AN            | —              | Comparator input (PIC10F204/206 only).  |
| GP2/T0CKI/COUT/  | GP2      | TTL           | CMOS           | Bidirectional I/O pin.  |
| FOSC4            | TOCKI    | ST            | —              | Clock input to TMR0.  |
|                  | COUT     | _             | CMOS           | Comparator output (PIC10F204/206 only).   |
|                  | FOSC4    |               | CMOS           | Oscillator/4 output.  |
| GP3/MCLR/Vpp     | GP3      | TTL           | —              | Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.   |
|                  | MCLR     | ST            | —              | Master Clear (Reset). When configured as MCLR, this pin is<br>an active-low Reset to the device. Voltage on GP3/MCLR/VPP<br>must not exceed VDD during normal device operation or the<br>device will enter Programming mode. Weak pull-up always on<br>if configured as MCLR. |
|                  | VPP      | HV            | _              | Programming voltage input.  |
| Vdd              | Vdd      | Р             |                | Positive supply for logic and I/O pins.   |
| Vss              | Vss      | Р             |                | Ground reference for logic and I/O pins.  |

| TABLE 3-2: | PIC10F200/202/204/206 PINOUT DESCRIPTION |
|------------|--|
|            |  |

**Legend:** I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog input

### 3.1 Clocking Scheme/Instruction Cycle

The clock is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.

#### 3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



### FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

#### 4.0 MEMORY ORGANIZATION

The PIC10F200/202/204/206 memories are organized into program memory and data memory. Data memory banks are accessed using the File Select Register (FSR).

### 4.1 Program Memory Organization for the PIC10F200/204

The PIC10F200/204 devices have a 9-bit Program Counter (PC) capable of addressing a  $512 \times 12$  program memory space.

Only the first  $256 \times 12$  (0000h-00FFh) for the PIC10F200/204 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the first  $256 \times 12$  space (PIC10F200/204). The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten.

#### FIGURE 4-1:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC10F200/204



### 4.2 Program Memory Organization for the PIC10F202/206

The PIC10F202/206 devices have a 10-bit Program Counter (PC) capable of addressing a  $1024 \times 12$  program memory space.

Only the first  $512 \times 12$  (0000h-01FFh) for the PIC10F202/206 are physically implemented (see Figure 4-2). Accessing a location above these boundaries will cause a wraparound within the first  $512 \times 12$  space (PIC10F202/206). The effective Reset vector is at 0000h (see Figure 4-2). Location 01FFh (PIC10F202/206) contains the internal clock oscillator calibration value. This value should never be overwritten.

#### FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC10F202/206



#### 4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O register (GPIO) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose registers are used for data and control information under command of the instructions.

For the PIC10F200/204, the register file is composed of seven Special Function registers and 16 General Purpose registers (see Figure 4-3 and Figure 4-4).

For the PIC10F202/206, the register file is composed of eight Special Function registers and 24 General Purpose registers (see Figure 4-4).

#### 4.3.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".



#### FIGURE 4-4:

#### PIC10F202/206 REGISTER **FILE MAP**

| File Address                                  |  |  |
|---|--|--|
| 00h   | INDF <sup>(1)</sup>  |  |
| 01h   | TMR0   |  |
| 02h   | PCL  |  |
| 03h   | STATUS   |  |
| 04h   | FSR  |  |
| 05h   | OSCCAL   |  |
| 06h   | GPIO   |  |
| 07h   | CMCON0 <sup>(2)</sup>  |  |
| 08h   |  |  |
|   | General<br>Purpose<br>Registers  |  |
| 1Fh   |  |  |
| Note 1: Not<br>"Ind<br>FSR<br>2: PIC1<br>PIC1 | a physical register. S<br><b>rect Data Address</b><br><b>Registers</b> ".<br>0F206 only. Unimple<br>0F202 and reads as ( | See Section 4.9<br>ing: INDF and<br>emented on the<br>00h. |

#### 4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

#### TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC10F200/202/204/206)

| Address            | Name     | Bit 7       | Bit 6               | Bit 5    | Bit 4        | Bit 3                | Bit 2     | Bit 1       | Bit 0 | Value on<br>Power-On<br>Reset <sup>(2)</sup> | Register<br>on Page |
|--------------------|----------|-------------|---------------------|----------|--------------|----------------------|-----------|-------------|-------|--|---------------------|
| 00h                | INDF     | Uses Cont   | ents of FSF         | to Add   | ress Data Me | emory (not           | a physica | l register) |       | XXXX XXXX                                    | 19                  |
| 01h                | TMR0     | 8-bit Real- | Time Clock          | /Counter | r            |                      |           |             |       | xxxx xxxx                                    | 23, 27              |
| 02h <sup>(1)</sup> | PCL      | Low-order   | 8 bits of PC        | )        |              |                      |           |             |       | 1111 1111                                    | 18                  |
| 03h                | STATUS   | GPWUF       | CWUF <sup>(5)</sup> |          | TO           | PD                   | Z         | DC          | С     | 00-1 1xxx <sup>(3)</sup>                     | 15                  |
| 04h                | FSR      | Indirect Da | ata Memory          | Address  | s Pointer    |                      |           |             |       | 111x xxxx                                    | 19                  |
| 05h                | OSCCAL   | CAL6        | CAL5                | CAL4     | CAL3         | CAL2                 | CAL1      | CAL0        | FOSC4 | 1111 1110                                    | 17                  |
| 06h                | GPIO     | —           | _                   |          | —            | GP3                  | GP2       | GP1         | GP0   | xxxx   | 20                  |
| 07h <sup>(4)</sup> | CMCON0   | CMPOUT      | COUTEN              | POL      | CMPT0CS      | CMPON                | CNREF     | CPREF       | CWU   | 1111 1111                                    | 28                  |
| N/A                | TRISGPIO | —           |                     |          | —            | I/O Control Register |           |             |       | 1111   | 31                  |
| N/A                | OPTION   | GPWU        | GPPU                | TOCS     | TOSE         | PSA                  | PS2       | PS1         | PS0   | 1111 1111                                    | 16                  |

 $\label{eq:legend: Legend: Legend: --= unimplemented, read as `0', x = unknown, u = unchanged, q = value depends on condition.$ 

**Note 1:** The upper byte of the Program Counter is not directly accessible. See Section 4.7 "Program Counter" for an explanation of how to access these bits.

2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.

**3:** See Table 9-1 for other Reset specific values.

4: PIC10F204/206 only.

5: PIC10F204/206 only. On all other devices, this bit is reserved and should not be used.

#### 4.4 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as  $000u \ u1uu$  (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see Section 10.0 "Instruction Set Summary".

| R/W-0  | R/W-0   | U-1   | R-1   | R-1  | R/W-x                           | R/W-x                                 | R/W-x    |
|--|---|---|---|--|---------------------------------|---------------------------------------|----------|
| GPWUF  | CWUF <sup>(1)</sup>   |   | TO  | PD   | Z                               | DC                                    | С        |
| bit 7  |   |   |   |  |                                 | · · · · · · · · · · · · · · · · · · · | bit 0    |
|  |   |   |   |  |                                 |                                       |          |
| Legend:  |   |   |   |  |                                 |                                       |          |
| R = Readable I   | bit   | W = Writable  | bit   | U = Unimpler                                     | mented bit, read                | l as '0'                              |          |
| -n = Value at P  | OR  | '1' = Bit is set                                    |   | '0' = Bit is cle                                 | ared                            | x = Bit is unkn                       | own      |
| bit 7  | <b>GPWUF:</b> GPI<br>1 = Reset due<br>0 = After pow                   | O Reset bit<br>e to wake-up fr<br>er-up or other l  | om Sleep on p<br>Reset  | bin change                                       |                                 |                                       |          |
| bit 6  | <b>CWUF:</b> Comp<br>1 = Reset due<br>0 = After pow                   | barator Wake-u<br>to wake-up fr<br>er-up or other l | p on Change<br>om Sleep on c<br>Reset conditio                    | Flag bit <sup>(1)</sup><br>comparator cha<br>ns. | ange                            |                                       |          |
| bit 5  | Reserved: Do  | o not use. Use                                      | of this bit may   | affect upward                                    | l compatibility w               | ith future produ                      | cts.     |
| bit 4  | TO: Time-out  | bit   |   |  |                                 |                                       |          |
|  | 1 = After pow<br>0 = A WDT tir  | er-up, CLRWDT<br>me-out occurre                     | instruction or<br>d   | SLEEP instruc                                    | tion                            |                                       |          |
| bit 3  | PD: Power-do  | own bit   |   |  |                                 |                                       |          |
|  | 1 = After pow   | er-up or by the                                     | CLRWDT instr  | uction   |                                 |                                       |          |
| <b>h</b> it 0  | 0 = By execut   | CION OF THE SLE                                     | 2P Instruction  |  |                                 |                                       |          |
| DIL 2  | $\mathbf{Z}$ : Zero bit<br>1 = The result                             | t of an arithmet                                    | ic or logic one   | eration is zero                                  |                                 |                                       |          |
|  | 0 = The result  | t of an arithmet                                    | ic or logic ope   | eration is not z                                 | ero                             |                                       |          |
| bit 1  | DC: Digit Car   | ry/Borrow bit (f                                    | or ADDWF and  | SUBWF instruc                                    | ctions)                         |                                       |          |
| ADDWF:<br>1 = A carry from the 4th low-order bit of the result occurred<br>0 = A carry from the 4th low-order bit of the result did not occur<br><u>SUBWF</u> :<br>1 = A borrow from the 4th low-order bit of the result did not occur<br>0 = A borrow from the 4th low-order bit of the result occurred |   |   |   |  |                                 |                                       |          |
| bit 0  | C: Carry/Borr   | ow bit (for ADD                                     | WF, SUBWF and   | d rrf, rlf ins                                   | tructions)                      |                                       |          |
|  | $\frac{\text{ADDWF}}{1 = \text{A carry of}}$ $0 = \text{A carry div}$ | ccurred 1<br>d not occur 0                          | $\frac{BUBWF}{D} = A \text{ borrow } c$ $0 = A \text{ borrow } c$ | lid not occur                                    | RRF or RLF:<br>Load bit with LS | b or MSb, resp                        | ectively |

Note 1: This bit is used on the PIC10F204/206. For code compatibility do not use this bit on the PIC10F200/202.

#### 4.5 **OPTION Register**

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the <code>OPTION</code> instruction, the contents of the W register will be transferred to the <code>OPTION</code> register. A Reset sets the <code>OPTION<7:0></code> bits.

#### Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU and GPWU).

Note: If the T0CS bit is set to '1', it will override the TRIS function on the T0CKI pin.

#### REGISTER 4-2: OPTION REGISTER

| W-1   | W-1  | W-1  | W-1  | W-1 | W-1 | W-1 | W-1   |
|-------|------|------|------|-----|-----|-----|-------|
| GPWU  | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0   |
| bit 7 |      |      |      |     |     |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 7   | GPWU: Enable Wake-up on Pin Change bit (GP0, GP1, GP3  |  |  |  |  |  |  |
|---------|--|--|--|--|--|--|--|
|         | 1 = Disabled<br>0 = Enabled  |  |  |  |  |  |  |
| bit 6   | GPPU: Enable Weak Pull-ups bit (GP0, GP1, GP3)   |  |  |  |  |  |  |
|         | 1 = Disabled<br>0 = Enabled  |  |  |  |  |  |  |
| bit 5   | TOCS: Timer0 Clock Source Select bit   |  |  |  |  |  |  |
|         | 1 = Transition on T0CKI pin (overrides TRIS on the T0CKI pin)<br>0 = Transition on internal instruction cycle clock, Fosc/4                    |  |  |  |  |  |  |
| bit 4   | T0SE: Timer0 Source Edge Select bit  |  |  |  |  |  |  |
|         | <ul><li>1 = Increment on high-to-low transition on the T0CKI pin</li><li>0 = Increment on low-to-high transition on the T0CKI pin</li></ul>    |  |  |  |  |  |  |
| bit 3   | PSA: Prescaler Assignment bit  |  |  |  |  |  |  |
|         | <ul><li>1 = Prescaler assigned to the WDT</li><li>0 = Prescaler assigned to Timer0</li></ul>   |  |  |  |  |  |  |
| bit 2-0 | PS<2:0>: Prescaler Rate Select bits  |  |  |  |  |  |  |
|         | Bit Value Timer0 Rate WDT Rate   |  |  |  |  |  |  |
|         | 000         1:2         1:1           001         1:4         1:2           010         1:8         1:4           011         1:16         1:8 |  |  |  |  |  |  |

1:32

1:64

1 : 128

1:256

1:16

1:32

1:64

1:128

100

101

110 111

#### 4.6 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal precision 4 MHz oscillator. It contains seven bits for calibration.

| Note: | Erasing the device will also erase the       |
|-------|--|
|       | pre-programmed internal calibration value    |
|       | for the internal oscillator. The calibration |
|       | value must be read prior to erasing the      |
|       | part so it can be reprogrammed correctly     |
|       | later.                                       |

After you move in the calibration constant, do not change the value. See Section 9.2.2 "Internal 4 MHz Oscillator".

#### REGISTER 4-3: OSCCAL REGISTER

| R/W-1 | R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL6  | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  | FOSC4 |
| bit 7 |       |       |       |       |       |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 7-1 | CAL<6:0>: Oscillator Calibration bits            |  |  |  |  |  |  |
|---------|--|--|--|--|--|--|--|
|         | 0111111 = Maximum frequency                      |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | 0000001  |  |  |  |  |  |  |
|         | 0000000 = Center frequency                       |  |  |  |  |  |  |
|         | 1111111  |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | •  |  |  |  |  |  |  |
|         | 1000000 = Minimum frequency                      |  |  |  |  |  |  |
| bit 0   | FOSC4: INTOSC/4 Output Enable bit <sup>(1)</sup> |  |  |  |  |  |  |
|         | 1 = INTOSC/4 output onto GP2                     |  |  |  |  |  |  |
|         | 0 = GP2/T0CKI/COUT applied to GP2                |  |  |  |  |  |  |

Note 1: Overrides GP2/T0CKI/COUT control registers when enabled.

#### 4.7 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8-0 of the PC are provided by the GOTO instruction word. The Program Counter Low (PCL) is mapped to PC<7:0>.

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-5).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PC, ADDWF PC and BSF PC, 5.

| Note: | Because PC<8> is cleared in the CALL       |
|-------|--|
|       | instruction or any modify PCL instruction, |
|       | all subroutine calls or computed jumps are |
|       | limited to the first 256 locations of any  |
|       | program memory page (512 words long).      |

#### FIGURE 4-5: LOADING OF PC BRANCH INSTRUCTIONS



#### 4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in program memory (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 0000h and begin executing user code.

#### 4.8 Stack

The PIC10F200/204 devices have a 2-deep, 8-bit wide hardware PUSH/POP stack.

The PIC10F202/206 devices have a 2-deep, 9-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into level 1. If more than two sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2.

- Note 1: The W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of the data look-up tables within the program memory.
  - 2: There are no Status bits to indicate stack overflows or stack underflow conditions.
  - **3:** There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

## 4.9 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

#### 4.10 Indirect Addressing

- · Register file 09 contains the value 10h
- Register file 0A contains the value 0Ah
- · Load the value 09 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 0A)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-1.

#### EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

| -       |   |   |  |
|---------|---|---|--|
| NEXT    | MOVLW<br>MOVWF<br>CLRF<br>INCF<br>BTFSC<br>GOTO | 0x10<br>FSR<br>INDF<br>FSR,F<br>FSR,4<br>NEXT | <pre>;initialize pointer ;to RAM ;clear INDF ;register ;inc pointer ;all done? ;NO, clear next</pre> |
| CONTINU | JE  |   |  |
|         |   | :   | ;YES, continue   |
|         |   | :   |  |
|         |   |   |  |

The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

Note: PIC10F200/202/204/206 – Do not use banking. FSR <7:5> are unimplemented and read as '1's.

#### FIGURE 4-6: DIRECT/INDIRECT ADDRESSING (PIC10F200/202/204/206)



### 5.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

#### 5.1 GPIO

GPIO is an 8-bit I/O register. Only the low-order 4 bits are used (GP<3:0>). Bits 7 through 4 are unimplemented and read as '0's. Please note that GP3 is an input-only pin. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are <u>not pin</u> selectable. If GP3/MCLR is configured as MCLR, weak pull-up is always on and wake-up on change for this pin is not enabled.

#### 5.2 TRIS Registers

The Output Driver Control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-Impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input-only and the GP2/TOCKI/COUT/FOSC4 pin, which may be controlled by various registers. See Table 5-1.

**Note:** A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon Reset.

### TABLE 5-1:ORDER OF PRECEDENCEFOR PIN FUNCTIONS

| Priority | GP0 GP1   |           | GP2       | GP3    |
|----------|-----------|-----------|-----------|--------|
| 1        | CIN+      | CIN-      | FOSC4     | I/MCLR |
| 2        | TRIS GPIO | TRIS GPIO | COUT      | _      |
| 3        | _         | _         | TOCKI     | _      |
| 4        | _         | _         | TRIS GPIO | _      |

#### 5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is inputonly, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.



#### PIC10F200/202/204/206 EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



#### **TABLE 5-2:** SUMMARY OF PORT REGISTERS

| Address | Name     | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3   | Bit 2     | Bit 1 | Bit 0 | Value on<br>Power-On<br>Reset | Value on<br>All Other Resets |
|---------|----------|-------|-------|-------|-------|---------|-----------|-------|-------|-------------------------------|------------------------------|
| N/A     | TRISGPIO |       | _     | _     | —     | I/O Con | trol Regi | ster  |       | 1111                          | 1111                         |
| N/A     | OPTION   | GPWU  | GPPU  | TOCS  | T0SE  | PSA     | PS2       | PS1   | PS0   | 1111 1111                     | 1111 1111                    |
| 03h     | STATUS   | GPWUF | CWUF  | _     | TO    | PD      | Z         | DC    | С     | 00-1 1xxx                     | qq-q_quuu <b>(1), (2)</b>    |
| 06h     | GPIO     | —     | —     | _     | _     | GP3     | GP2       | GP1   | GP0   | xxxx                          | uuuu                         |

Legend: Shaded cells are not used by PORT registers, read as '0', - = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

-

Note 1: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

2: If Reset was due to wake-up on comparator change, then bit 6 = 1. All other Resets will cause bit 6 = 0.

#### 5.4 I/O Programming Considerations

#### 5.4.1**BIDIRECTIONAL I/O PORTS**

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and rewrite the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 2 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit 2 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit 0), and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

| EXAMPLE 5-1: | READ-MODIFY-WRITE  |
|--------------|--------------------|
|              | INSTRUCTIONS ON AN |
|              | I/O PORT           |

| 1   | ;Initial GPIO Settings |           |            |           |  |  |  |  |
|---|------------------------|-----------|------------|-----------|--|--|--|--|
| ;   | ;GPIO<3:2> Inputs      |           |            |           |  |  |  |  |
| ;   | GPIO<1                 | :0> Outpu | uts        |           |  |  |  |  |
| 1   | ;                      |           |            |           |  |  |  |  |
| ;   | ;                      |           | GPIO latch | GPIO pins |  |  |  |  |
| ;   | ;                      |           |            |           |  |  |  |  |
|   | BCF                    | GPIO,     | 1 ; pp01   | pp11      |  |  |  |  |
|   | BCF                    | GPIO,     | 0 ; pp10   | pp11      |  |  |  |  |
|   | MOVLW                  | 007h;     |            |           |  |  |  |  |
|   | TRIS                   | GPIO      | ; pp10     | pp11      |  |  |  |  |
| ;   | ;                      |           |            |           |  |  |  |  |
| <ul> <li>Note 1: The user may have expected the pin values to be pp00. The 2nd BCF caused GP1 to be latched as the pin value (High).</li> </ul> |                        |           |            |           |  |  |  |  |

#### 5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

#### FIGURE 5-2: SUCCESSIVE I/O OPERATION (PIC10F200/202/204/206)

, Q1| Q2| Q3| Q4, Q1| Q2| Q3| Q4, Q1| Q2| Q3| Q4, Q1| Q2| Q3| Q4,

| Instruction<br>Fetched | PC<br>MOVWF GPIO      | PC + 1<br>MOVF GPIO, W        | X PC + 2<br>NOP                         | NOP | This example shows a write to GPIO followed by a read from GPIO.<br>Data setup time = (0.25 Tcy – TPD) |
|------------------------|-----------------------|-------------------------------|---|-----|--|
| GP<2:0>                | I<br>I<br>I           | 1<br>1<br>1<br>1              | X                                       |     | where: TCY = instruction cycle<br>TPD = propagation delay  |
| Instruction            | ,<br>,<br>,<br>,<br>, | Port pin<br>written here      | Port pin<br>sampled here                |     | I herefore, at higher clock frequencies, a write followed by a read may be problematic.                |
| Executed               | <br> <br> <br>        | MOVWF GPIO<br>(Write to GPIO) | MOVF GPIO,W<br>(Read GPIO)              | NOP |  |
|                        | 1<br>1<br>1           | 1<br>1<br>1                   | 1 I I I I I I I I I I I I I I I I I I I |     |  |

#### 6.0 TIMER0 MODULE AND TMR0 REGISTER (PIC10F200/202)

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select:
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.



Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1 "Using Timer0 with an External Clock (PIC10F200/202)".

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, 1:256 are selectable. Section 6.2 "Prescaler" details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.



#### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

| PC<br>(Program<br>Counter)<br>Instruction<br>Fetch | Q1 Q2 Q3 Q4<br>( | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4<br>(PC+1)<br>MOVF TMR0,W   | Q1 Q2 Q3 Q4<br>(PC+2)<br>MOVF TMR0,W | Q1 Q2 Q3 Q4<br>(PC+3)<br>MOVF TMR0,W | Q1 Q2 Q3 Q4<br>(PC+4)<br>MOVF TMR0,W | Q1 Q2 Q3 Q4<br>(                            | Q1 Q2 Q3 Q4<br>(                      |
|--|------------------|-------------|--|--------------------------------------|--------------------------------------|--------------------------------------|---|---------------------------------------|
| Timer0<br>Instruction<br>Executed                  | ( <u>TO</u> )    | Τ0 + 1 )    | T0 + 2)<br>↓<br>Write TMR0<br>executed | Read TMR0<br>reads NT0               | NT0<br>Read TMR0<br>reads NT0        | Read TMR0<br>reads NT0               | NT0 + 1)<br>A<br>Read TMR0<br>reads NT0 + 1 | NT0 + 2<br>Read TMR0<br>reads NT0 + 2 |



#### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name        | Bit 7    | Bit 6                                 | Bit 5 | Bit 4 | Bit 3                | Bit 2 | Bit 1     | Bit 0     | Value on<br>Power-On<br>Reset | Value on<br>All Other<br>Resets |
|---------|-------------|----------|---------------------------------------|-------|-------|----------------------|-------|-----------|-----------|-------------------------------|---------------------------------|
| 01h     | TMR0        | Timer0 – | imer0 – 8-bit Real-Time Clock/Counter |       |       |                      |       | XXXX XXXX | uuuu uuuu |                               |                                 |
| N/A     | OPTION      | GPWU     | GPPU                                  | TOCS  | T0SE  | PSA                  | PS2   | PS1       | PS0       | 1111 1111                     | 1111 1111                       |
| N/A     | TRISGPIO(1) | _        | —                                     |       | —     | I/O Control Register |       | 1111      | 1111      |                               |                                 |

**Legend:** Shaded cells not used by Timer0. -= unimplemented, x = unknown, u = unchanged.

**Note** 1: The TRIS of the TOCKI pin is overridden when TOCS = 1.

#### 6.1 Using Timer0 with an External Clock (PIC10F200/202)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

#### 6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.





**3:** The arrows indicate the points in time where sampling occurs.

#### 6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 9.6 "Watchdog Timer (WDT)"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

| Note: | The prescaler may be used by either the |
|-------|---|
|       | Timer0 module or the WDT, but not both. |
|       | Thus, a prescaler assignment for the    |
|       | Timer0 module means that there is no    |
|       | prescaler for the WDT and vice versa.   |

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

#### 6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

| EXAMF  | PLE 6-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT) |
|--------|--|
| CLRWDT | ;Clear WDT   |
| CLRF   | TMR0 ;Clear TMR0 & Prescaler                           |
| MOVLW  | '00xx1111'b;These 3 lines (5, 6, 7)                    |
| OPTION | ;are required only if                                  |
|        | ;desired   |
| CLRWDT | ;PS<2:0> are 000 or 001                                |
| MOVLW  | '00xx1xxx'b:Set Postscaler to                          |

;desired WDT rate

OPTION