

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 8-Bit CMOS Microcontrollers with A/D Converter and Capture/Compare/PWM

#### **Devices included in this Data Sheet:**

PIC16C712
 PIC16C716


#### **Microcontroller Core Features:**

- · High-performance RISC CPU
- · Only 35 single-word instructions to learn
- All single-cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC – 200 ns instruction cycle

Device	Program Memory	Data Memory		
PIC16C712	1K	128		
PIC16C716	2K	128		

- Interrupt capability (up to 7 internal/external interrupt sources)
- · Eight-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out detection circuitry for Brown-out Reset (BOR)
- Programmable code-protection
- · Power-saving Sleep mode
- Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- In-Circuit Serial Programming™ (ICSP™)
- · Wide operating voltage range: 2.5V to 5.5V
- · High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Low-power consumption:
  - < 2 mA @ 5V, 4 MHz
  - 22.5 μA, typical @ 3V, 32 kHz
  - < 1 μA, typical standby current

#### Pin Diagrams



#### **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · Capture, Compare, PWM module
- Capture is 16-bit, max. resolution is 12.5 ns, Compare is 16-bit, max. resolution is 200 ns, PWM maximum resolution is 10-bit
- · 8-bit multi-channel Analog-to-Digital converter

Key Features PIC <sup>®</sup> Mid-Range Reference Manual (DS33023)	PIC16C712	PIC16C716
Operating Frequency	DC – 20 MHz	DC – 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Program Memory (14-bit words)	1K	2K
Data Memory (bytes)	128	128
Interrupts	7	7
I/O Ports	Ports A,B	Ports A,B
Timers	3	3
Capture/Compare/PWM modules	1	1
8-bit Analog-to-Digital Module	4 input channels	4 input channels

#### PIC16C7XX FAMILY OF DEVICES

		PIC16C710	PIC16C71	PIC16C711	PIC16C712	PIC16C715	PIC16C716	PIC16C72A	PIC16C73B
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	1K	1K	2K	2K	2K	4K
	Data Memory (bytes)	36	36	68	128	128	128	128	192
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0 TMR1 TMR2	TMR0	TMR0 TMR1 TMR2	TMR0 TMR1 TMR2	TMR0 TMR1 TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	_	_	1	_	1	1	2
	Serial Port(s) (SPI <sup>TM</sup> /I <sup>2</sup> C <sup>TM</sup> , USART)	_	_	_	_	_	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART
	A/D Converter (8-bit) Channels	4	4	4	4	4	4	5	5
	Interrupt Sources	4	4	4	7	4	7	8	11
	I/O Pins	13	13	13	13	13	13	22	22
	Voltage Range (Volts)	2.5-6.0	3.0-6.0	2.5-6.0	2.5-5.5	2.5-5.5	2.5-5.5	2.5-5.5	2.5-5.5
Features	In-Circuit Serial Programming™	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	_	Yes	Yes	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC

#### **Table of Contents**

1.0	Device Overview	5
2.0	Device Overview	9
3.0	I/O Ports	21
4.0	Timer0 Module	29
5.0	Timer1 Module	31
6.0	Timer2 Module	
7.0	Capture/Compare/PWM (CCP) Module(s)	39
8.0	Analog-to-Digital Converter (A/D) Module	
9.0	Special Features of the CPU	
10.0	Instruction Set Summary	67
11.0	Development Support	
12.0	Electrical Characteristics	73
13.0	Packaging Information	89
Revis	ion History	95
	ersion Considerations	
Migra	tion from Base-line to Mid-Range Devices	95
Index		97
On-L	ne Support	. 101
	er Response	
PIC1	6C712/716 Product Identification System	. 103

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

**NOTES:** 

#### 1.0 DEVICE OVERVIEW

This document contains device-specific information. Additional information may be found in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

There are two devices (PIC16C712, PIC16C716) covered by this data sheet.

Figure 1-1 is the block diagram for both devices. The pinouts are listed in Table 1-1.

FIGURE 1-1: PIC16C712/716 BLOCK DIAGRAM




TABLE 1-1: PIC16C712/716 PINOUT DESCRIPTION

Pin	PIC16C	712/716	Pin	Buffer	
Name	DIP, SOIC	SSOP	Туре	Туре	Description
MCLR/VPP MCLR VPP	4	4	l P	ST	Master clear (Reset) input. This pin is an active low Reset to the device. Programming voltage input
OSC1/CLKIN	16	18	'		1 Togramming voltage input
OSC1	10	10	I	ST	Oscillator crystal input or external clock source input. ST buffer when config-
CLKIN			I	CMOS	ured in RC mode. CMOS otherwise. External clock source input.
OSC2/CLKOUT OSC2	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator
CLKOUT			0	_	mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
					PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	17	19	I/O I	TTL Analog	Digital I/O Analog input 0
RA1/AN1	18	20			D. 1. 1.1.0
RA1 AN1			I/O	TTL Analog	Digital I/O Analog input 1
RA2/AN2 RA2	1	1	I/O	TTL	
AN2			1/0	Analog	Digital I/O Analog input 2
RA3/AN3/VREF	2	2			
RA3 AN3			I/O I	TTL Analog	Digital I/O Analog input 3
VREF			i	Analog	A/D Reference Voltage input.
RA4/T0CKI	3	3			
RA4			I/O	ST/OD	Digital I/O. Open drain when configured as output.
T0CKI			1	ST	Timer0 external clock input

ST = Schmitt Trigger input with CMOS levels

OD = Open drain output

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

 $I = input & O = output \\ P = Power & L = LCD Driver$ 

TABLE 1-1: PIC16C712/716 PINOUT DESCRIPTION (CONTINUED)

Pin	PIC16C	712/716	Pin	Buffer	
Name	DIP, SOIC	SSOP	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT RB0 INT	6	7	I/O I	TTL ST	Digital I/O External Interrupt
RB1/T1OSO/T1CKI RB1	7	8			
T1OSO			I/O O	TTL —	Digital I/O Timer1 oscillator output. Connects to
T1CKI			I	ST	crystal in oscillator mode. Timer1 external clock input.
RB2/T1OSI RB2 T1OSI	8	9	I/O I	TTL —	Digital I/O Timer1 oscillator input. Connects to crystal in oscillator mode.
RB3/CCP1 RB3 CCP1	9	10	I/O I/O	TTL ST	Digital I/O Capture1 input, Compare1 output, PWM1 output.
RB4	10	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB5	11	12	I/O	TTL	Digital I/O Interrupt on change pin.
RB6	12	13	I/O	TTL	Digital I/O Interrupt on change pin.
			1	ST	ICSP programming clock.
RB7	13	14	I/O I/O	TTL ST	Digital I/O Interrupt on change pin. ICSP programming data.
Vss	5	5, 6	P	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	Р	_	Positive supply for logic and I/O pins.

ST = Schmitt Trigger input with CMOS levels

OD = Open drain output

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

NPU = N-channel pull-up

PU = Weak internal pull-up

No-P diode = No P-diode to VDD AN = Analog input or output

**NOTES:** 

#### 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PIC<sup>®</sup> microcontroller devices. Each block (Program Memory and Data Memory) has its own bus so that concurrent access can occur.

Additional information on device memory may be found in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023).

#### 2.1 Program Memory Organization

The PIC16C712/716 has a 13-bit Program Counter (PC) capable of addressing an 8K x 14 program memory space. PIC16C712 has 1K x 14 words of program memory and PIC16C716 has 2K x 14 words of program memory. Accessing a location above the physically implemented address will cause a wraparound.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC16C712





FIGURE 2-2: PROGRAM MEMORY MAP
AND STACK OF PIC16C716



#### 2.2 **Data Memory Organization**

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1<sup>(1)</sup> RP0

(STATUS<6:5>)

- $= 00 \rightarrow Bank 0$
- $= 01 \rightarrow Bank 1$
- = 10 → Bank 2 (not implemented)
- = 11 → Bank 3 (not implemented)

Note 1: Maintain this bit clear to ensure upward compatibility with future products.

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

#### GENERAL PURPOSE REGISTER 2.2.1 **FILE**

The register file can be accessed either directly, or indirectly through the File Select Register FSR (see Section 2.5 "Indirect Addressing, INDF and FSR Registers").

FIGURE 2-3: **REGISTER FILE MAP** 

JRE 2-3:	RE	GISTER FIL	EWAP						
File			File						
Address			Address						
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h						
01h	TMR0	OPTION_REG	81h						
02h	PCL	PCL	82h						
03h	STATUS	STATUS	83h						
04h	FSR	FSR	84h						
05h	PORTA	TRISA	85h						
06h	PORTB	TRISB	86h						
07h	DATACCP	TRISCCP	87h						
08h			88h						
09h			89h						
0Ah	PCLATH	PCLATH	8Ah						
0Bh	INTCON	INTCON	8Bh						
0Ch	PIR1	PIE1	8Ch						
0Dh			8Dh						
0Eh	TMR1L	PCON	8Eh						
0Fh	TMR1H		8Fh						
10h	T1CON		90h						
11h	TMR2		91h						
12h	T2CON	PR2	92h						
13h			93h						
14h			94h						
15h	CCPR1L		95h						
16h	CCPR1H		96h						
17h	CCP1CON		97h						
18h			98h						
19h			99h						
1Ah			9Ah						
1Bh			9Bh						
1Ch			9Ch						
1Dh			9Dh						
1Eh	ADRES		9Eh						
1Fh	ADCON0	ADCON1	9Fh						
20h	71000110	General	A0h						
2011		Purpose	71011						
	General	Registers	BFh						
	Purpose Registers	32 Bytes							
	96 Bytes		C0h						
]	•								
7Fh			FFh						
	Bank 0	Bank 1							
		ata memory loc	ations,						
read as '0'.									
te 1: Not	a physical re	aictor							

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is give in Table 2-1. The Special Function Registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in that peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Oth   TMR0   Timer0 Module's Register	Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets (4)
Oth   TMR0   Timer0 Module's Register	Bank 0											
O2h	00h	INDF <sup>(1)</sup>	Addressing	this location	uses conten	ts of FSR to ac	ddress data r	nemory (not	a physical re	gister)	0000 0000	0000 0000
O3h   STATUS <sup>(1)</sup>   IRP <sup>(4)</sup>   RPI <sup>(4)</sup>   RPO   TO   PD   Z   DC   C   rr01 1xxx   rr00 q of points   C   PORTA   Indirect Data Memory Address Pointer	01h	TMR0	Timer0 Mod	lule's Registe		xxxx xxxx	uuuu uuuu					
04h   FSR <sup>(1)</sup>   Indirect Data Memory Address Pointer	02h	PCL <sup>(1)</sup>	Program Co	ounter's (PC)		0000 0000	0000 0000					
OSh	03h	STATUS <sup>(1)</sup>	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	rr01 1xxx	rr0q quuu
06h         PORTB(5,6)         PORTB Data Latch when written: PORTB pins when read         xxxx xxxx xxxx xxxx xxxx xxxx xxxx xx	04h	FSR <sup>(1)</sup>	Indirect Data	a Memory Ad	ddress Pointe	er	•	•			xxxx xxxx	uuuu uuuu
07h         DATACCP         _(7)         _(7)         _(7)         _(7)         _(7)         _(7)         DCCP         _(7)         DT1CK         xxxxx xxxx         xxxxx         xxxx	05h	PORTA <sup>(5,6)</sup>	_	_	(7)	PORTA Data	Latch when v	written: POR	TA pins wher	n read	xx xxxx	xu uuuu
08h-09h         —         Unimplemented         —         Write Buffer for the upper 5 bits of the Program Counter         —	06h	PORTB <sup>(5,6)</sup>	PORTB Dat	a Latch whe	n written: PC	RTB pins whe	n read				xxxx xxxx	uuuu uuuu
OAh         PCLATH <sup>(1,2)</sup> —         —         Write Buffer for the upper 5 bits of the Program Counter        0 0000        0 0000           0Bh         INTCON <sup>(1)</sup> GIE         PEIE         TOIE         INTE         RBIE         TOIF         INTF         RBIF         0000 0000 0000 0000 0000 0000 0000 00	07h	DATACCP	(7)	(7)	(7)	(7)	(7)	DCCP	(7)	DT1CK	xxxx xxxx	xxxx xuxu
OBh         INTCON(1)         GIE         PEIE         TOIE         INTE         RBIE         TOIF         INTF         RBIF         0000 000x 0000 000x 0000 0000 0000 000	08h-09h	_	Unimpleme	nted							-	-
OCh         PIR1         —         ADIF         —         —         CCP1IF         TMR2IF         TMR1IF         —         —         COP1IF           0Dh         —         Unimplemented         — <td>0Ah</td> <td>PCLATH<sup>(1,2)</sup></td> <td>_</td> <td>_</td> <td>_</td> <td>Write Buffer fo</td> <td>or the upper</td> <td>5 bits of the F</td> <td>Program Cou</td> <td>ınter</td> <td>0 0000</td> <td>0 0000</td>	0Ah	PCLATH <sup>(1,2)</sup>	_	_	_	Write Buffer fo	or the upper	5 bits of the F	Program Cou	ınter	0 0000	0 0000
ODh         —         Unimplemented         —         —           0Eh         TMR1L         Holding Register for the Least Significant Byte of the 16-bit TMR1 Register         xxxx xxxx uuuu u           0Fh         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx xxxx uuuu u           10h         T1CON         —         —         T1CKPS1         T1CKPS0         T1OSCEN         T1SYNC         TMR1CS         TMR1ON         —00 0000	0Bh	INTCON <sup>(1)</sup>	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Eh         TMR1L         Holding Register for the Least Significant Byte of the 16-bit TMR1 Register         xxxx xxxx uuuu u           0Fh         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx xxxx uuuu u           10h         T1CON         —         T1CKPS1         T1CKPS0         T1OSCEN         T1SYNC         TMR1CS         TMR1ON         —00 0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —0000         —	0Ch	PIR1	_	ADIF	_	_	_	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Fh         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx xxxx uuuu u           10h         T1CON         —         T1CKPS1         T1CKPS0         T1OSCEN         T1SYNC         TMR1CS         TMR1ON         -00         0000         -uu u           11h         TMR2         Timer2 Module's Register         0000         00	0Dh	ı	Unimplemen	nted							-	_
10h	0Eh	TMR1L	Holding Reg	gister for the	Least Signifi	cant Byte of th	e 16-bit TMF	R1 Register			xxxx xxxx	uuuu uuuu
11h         TMR2         Timer2 Module's Register         0000 0000 0000 0000 0000 0000 0000 00	0Fh	TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of the	e 16-bit TMR	1 Register			xxxx xxxx	uuuu uuuu
12h         T2CON         —         TOUTPS3         TOUTPS2         TOUTPS1         TOUTPS0         TMR2ON         T2CKPS1         T2CKPS0         -000         0000	10h	T1CON		_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
13h-14h         15h         CCPR1L         Capture/Compare/PWM Register1 (LSB)         xxxxx xxxxx         uuuu u           16h         CCPR1H         Capture/Compare/PWM Register1 (MSB)         xxxx xxxx         uuuu u           17h         CCP1CON         —         DC1B1         DC1B0         CCP1M3         CCP1M2         CCP1M1         CCP1M0        00         0000        00         18h-1Dh         —         Unimplemented         —         —         —         —	11h	TMR2	Timer2 Mod	lule's Registe	er						0000 0000	0000 0000
15h         CCPR1L         Capture/Compare/PWM Register1 (LSB)         xxxx xxxx uuuu t           16h         CCPR1H         Capture/Compare/PWM Register1 (MSB)         xxxx xxxx uuuu t           17h         CCP1CON         —         DC1B1         DC1B0         CCP1M3         CCP1M2         CCP1M1         CCP1M0        00 0000        00 000           18h-1Dh         —         Unimplemented         —         -         -         -	12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
16h         CCPR1H         Capture/Compare/PWM Register1 (MSB)         xxxx xxxx         uuuu 1           17h         CCP1CON         —         DC1B1         DC1B0         CCP1M3         CCP1M2         CCP1M1         CCP1M0        00         0000        00         0         0         18h-1Dh         —         Unimplemented         —	13h-14h											
17h         CCP1CON         —         DC1B1         DC1B0         CCP1M3         CCP1M2         CCP1M1         CCP1M0        00 0000        00 0           18h-1Dh         —         Unimplemented         —         —         —         —	15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	.SB)					xxxx xxxx	uuuu uuuu
18h-1Dh — Unimplemented — —	16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (N	MSB)					xxxx xxxx	uuuu uuuu
	17h	CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Eh ADRES A/D Result Register xxxx xxxx uuuu u	18h-1Dh	_	Unimplemen	nted		-	-					
	1Eh	ADRES	A/D Result I	Register		xxxx xxxx	uuuu uuuu					
1Fh ADCON0 ADCS1 ADCS0 CHS2 CHS1 CHS0 GO/DONE — ADON 0000 00-0 0000 0	1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

**Legend:** x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: Other (non Power-up) Resets include: external Reset through MCLR and the Watchdog Timer Reset.
  - 4: The IRP and RP1 bits are reserved. Always maintain these bits clear.
  - 5: On any device Reset, these pins are configured as inputs.
  - 6: This is the value that will be in the port output latch.
  - 7: Reserved bits; Do Not Use.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets (4)
Bank 1											
80h	INDF <sup>(1)</sup>	Addressing	this location	uses conten	ts of FSR to ac	ddress data r	nemory (not	a physical re	gister)	0000 0000	0000 0000
81h	OPTION_ REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL <sup>(1)</sup>	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
83h	STATUS <sup>(1)</sup>	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	rr01 1xxx	rr0q quuu
84h	FSR <sup>(1)</sup>	Indirect Data	a Memory Ad		xxxx xxxx	uuuu uuuu					
85h	TRISA	— — — — — PORTA Data Direction Register									x1 1111
86h	TRISB	PORTB Dat	PORTB Data Direction Register								
87h	TRISCCP	(7)	_(7)								xxxx x1x1
88h-89h	_	Unimpleme	nted							-	-
8Ah	PCLATH <sup>(1,2)</sup>	_	_	_	Write Buffer fo	or the upper	5 bits of the F	Program Cou	inter	0 0000	0 0000
8Bh	INTCON <sup>(1)</sup>	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE	_	_	_	CCP1IE	TMR2IE	TMR1IE	-0000	-0000
8Dh	_	Unimpleme	nted							-	-
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
8Fh-91h	_	Unimpleme	nted		_	-					
92h	PR2	Timer2 Peri		1111 1111	1111 1111						
93h-9Eh	_	Unimpleme	nted							-	-
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

**Legend:** x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: Other (non Power-up) Resets include: external Reset through MCLR and the Watchdog Timer Reset.
  - 4: The IRP and RP1 bits are reserved. Always maintain these bits clear.
  - 5: On any device Reset, these pins are configured as inputs.
  - 6: This is the value that will be in the port output latch.
  - 7: Reserved bits; Do Not Use.

#### 2.2.2.1 Status Register

The STATUS register, shown in Figure 2-4, contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any Status bits, see the "Instruction Set Summary."

- **Note 1:** These devices do not use bits IRP and RP1 (STATUS<7:6>). Maintain these bits clear to ensure upward compatibility with future products.
  - 2: The <u>C and DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### FIGURE 2-4: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1 TO	R-1 PD	R/W-x	R/W-x	R/W-x	D. Dandahla hit		
IRP bit7	RP1	RP0	10	PD		DC	C bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset		
bit 7:	1 = Bank	2, 3 (100h-	1FFh) – n	ot implem	ndirect add ented, mair ted, mainta	ntain clear				
bit 6-5:	01 = Bank 00 = Bank Each bank	: Register E < 1 (80h-FF < 0 (00h-7F < is 128 by 11 = not imp	Fh) Fh) tes		ed for direc	t addressin	g)			
bit 4:	TO: Time-out bit  1 = After power-up, CLRWDT instruction, or SLEEP instruction  0 = A WDT Time-out occurred									
bit 3:	1 = After p	r-down bit bower-up o ecution of t								
bit 2:		esult of an			peration is a					
bit 1:	1 = A carr	y-out from	the 4th lo	w order bi	W, SUBLW, S t of the resu pit of the res	ult occurred		or borrow the polarity is reverse		
bit 0:	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)  1 = A carry-out from the most significant bit of the result occurred  0 = No carry-out from the most significant bit of the result occurred									
		erand. For						ding the two's complement of the either the high or low order bit		

#### 2.2.2.2 OPTION\_REG Register

The OPTION\_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### FIGURE 2-5: OPTION\_REG REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0'				
								- n = Value at POR Reset				
bit 7:	RBPU: PORTB Pull-up Enable bit  1 = PORTB pull-ups are disabled  0 = PORTB pull-ups are enabled by individual part latch values.											
	0 = PORTB pull-ups are enabled by individual port latch values											
bit 6:	INTEDG: Interrupt Edge Select bit  1 = Interrupt on rising edge of RB0/INT pin											
	0 = Interru											
bit 5:	TOCS: TMR0 Clock Source Select bit											
	1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)											
bit 4:	TOSE: TM				D. 1. (T. 0.	0141						
			-		on RA4/T0 on RA4/T0	•						
bit 3:	PSA: Pres		•									
	1 = Presca 0 = Presca		•		module							
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits								
	Bit Value	TMR0 R	ate WD	「Rate								
	000	1:2	1:									
	001 010	1:4	1:									
	011	1:16										
	100 101	1 : 32 1 : 64		16 32								
	110	1:12	8 1:	64								
	111	1:25		128								

#### 2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### FIGURE 2-6: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x					
GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset				
bit 7:	<ul><li>1 = Enables all unmasked interrupts</li><li>0 = Disables all interrupts</li></ul>											
bit 6:	<ul> <li>PEIE: Peripheral Interrupt Enable bit</li> <li>1 = Enables all unmasked peripheral interrupts</li> <li>0 = Disables all peripheral interrupts</li> </ul>											
bit 5:	<b>T0IE</b> : TMR0 Overflow Interrupt Enable bit  1 = Enables the TMR0 interrupt  0 = Disables the TMR0 interrupt											
bit 4:		30/INT Ext les the RB lles the RE	0/INT exte	ernal interi	rupt							
bit 3:	1 = Enabl	Port Cha les the RB lles the RE	port char	nge interru	pt							
bit 2:	1 = TMR0	R0 Overflo ) register h ) register o	nas overflo	owed (mus	st be cleare	d in softwa	are)					
bit 1:	INTF: RB0/INT External Interrupt Flag bit  1 = The RB0/INT external interrupt occurred (must be cleared in software)  0 = The RB0/INT external interrupt did not occur											
bit 0:	1 = At lea		he RB7:R	B4 pins cl	it nanged stat anged state		e cleared in	n software)				

Note:

#### 2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

**Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

#### FIGURE 2-7: PIE1 REGISTER (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	ADIE	_		—	CCP1IE	TMR2IE	TMR1IE	R = Readable bit			
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset			
bit 7:	Unimplen	nented: H	<b>lead as</b> '0	,							
bit 6:	ADIE: A/D Converter Interrupt Enable bit  1 = Enables the A/D interrupt  0 = Disables the A/D interrupt										
bit 5-3:	Unimplen	nented: R	Read as '0	•							
bit 2:	CCP1IE: CCP1 Interrupt Enable bit  1 = Enables the CCP1 interrupt  0 = Disables the CCP1 interrupt										
bit 1:	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit  1 = Enables the TMR2 to PR2 match interrupt  0 = Disables the TMR2 to PR2 match interrupt										
bit 0:	TMR1IE: 1 1 = Enable 0 = Disable	es the TM	IR1 overflo	ow interru	ot						

#### 2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### FIGURE 2-8: PIR1 REGISTER (ADDRESS 0Ch)

IGURE 2-8:		PIR1 RI	EGISTER									
J-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	ADIF	_	_	_	CCP1IF	TMR2IF	TMR1IF	R = Readable bit				
							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR Reset				
7: <b>Ur</b>	Unimplemented: Read as '0'											
1:	ADIF: A/D Converter Interrupt Flag bit  1 = An A/D conversion completed (must be cleared in software)  0 = The A/D conversion is not complete											
5-3: <b>U</b> r	Unimplemented: Read as '0'											
Ca 1 : 0 : Ca 1 : 0 : P\	apture N = A TMI = No TM ompare = A TMI = No TM	R1 registe MR1 regis <u>Mode:</u> R1 registe MR1 regis de:	er capture ter capture er compare ter compa	occurred ( e occurred	curred (mu		,	vare)				
				ode: in this mode		<del></del>						

Note:

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

#### 2.2.2.6 **PCON Register**


The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. These devices contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

Note:

If the BODEN Configuration bit is set, BOR is '1' on Power-on Reset. If the BODEN Configuration bit is clear, BOR is unknown on Power-on Reset.

The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BODEN Configuration bit is clear). BOR must then be set by the user and checked on subsequent resets to see if it is clear, indicating a brown-out has occurred.

#### FIGURE 2-9: **PCON REGISTER (ADDRESS 8Eh)**



= Readable bit

W = Writable bit

= Unimplemented bit, read as '0'

-n = Value at POR Reset

bit 7-2: Unimplemented: Read as '0'

bit 1: **POR**: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

**BOR**: Brown-out Reset Status bit bit 0:

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

#### 2.3 PCL and PCLATH

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

#### 2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

#### 2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper bit of the address is provided by PCLATH<3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bit is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> bit is not required for the return instructions (which POPs the address from the stack).

### 2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

#### **EXAMPLE 2-1: INDIRECT ADDRESSING**

- · Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

# EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
MOVLW
                 0x20 ;initialize pointer
          MOVWF
                 FSR
                       ; to RAM
NEXT
          CLRF
                 INDF ; clear INDF register
          INCF
                 FSR
                       ;inc pointer
          BTFSS
                FSR, 4 ; all done?
          GOTO
                 NEXT ; NO, clear next
CONTINUE
                       ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-10. However, IRP is not used in the PIC16C712/716.

#### FIGURE 2-10: DIRECT/INDIRECT ADDRESSING



#### 3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC<sup>®</sup> Mid-Range Reference Manual, (DS33023).

#### 3.1 PORTA and the TRISA Register

PORTA is a 5-bit wide bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input, (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

PORTA pins, RA3:0, are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

**Note:** On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### **EXAMPLE 3-1: INITIALIZING PORTA**

BCF	STATUS,	RP0	;
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RP0	; Select Bank 1
MOVLW	0xEF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<4> as outputs
BCF	STATUS,	RP0	; Return to Bank 0

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0




FIGURE 3-2: BLOCK DIAGRAM OF RA4/T0CKI PIN




TABLE 3-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input
RA1/AN1	bit 1	TTL	Input/output or analog input
RA2/AN2	bit 2	TTL	Input/output or analog input
RA3/AN3/VREF	bit 3	TTL	Input/output or analog input or VREF
			Input/output or external clock input for Timer0
RA4/T0CKI	bit 4	ST	Output is open drain type

**Legend:** TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA	_	_	(1)	RA4	RA3	RA2	RA1	RA0	xx xxxx	xu uuuu
85h	TRISA	_	_	(1)	PORT	A Data	Direction	Register	11 1111	11 1111	
9Fh	ADCON1	_		_	_	_	PCFG2	PCFG1	PCFG0	000	000

**Legend:** x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: Reserved bits; Do Not Use.

#### 3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input, (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output, (i.e., put the contents of the output latch on the selected pin).

#### **EXAMPLE 3-2: INITIALIZING PORTB**

```
BCF
       STATUS, RP0
CLRF
       PORTB
                    ; Initialize PORTB by
                    ; clearing output
                    ; data latches
BSF
       STATUS, RPO ; Select Bank 1
MOVLW
       0xCF
                    ; Value used to
                    ; initialize data
                    ; direction
MOVWF TRISB
                    ; Set RB<3:0> as inputs
                    ; RB<5:4> as outputs
                    ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

#### FIGURE 3-3: BLOCK DIAGRAM OF RB0 PIN



PORTB pins RB3:RB1 are multiplexed with several peripheral functions (Table 3-3). PORTB pins RB3:RB0 have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISB as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins, RB7:RB4, are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 3-4: BLOCK DIAGRAM OF RB1/T10SO/T1CKI PIN

