imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MICROCHIP PIC16C72 SERIES


8-Bit CMOS Microcontrollers with A/D Converter

Devices included:

- PIC16C72
- PIC16CR72

Microcontroller Core Features:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Interrupt capability
- Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options
- Low-power, high-speed CMOS technology
- · Fully static design
- Wide operating voltage range:
 - 2.5V to 6.0V (PIC16C72)
 - 2.5V to 5.5V (PIC16CR72)
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current



Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 PWM max. resolution is 10-bit
- 8-bit 5-channel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI and I²C[™]
- Brown-out detection circuitry for Brown-out Reset (BOR)

Table of Contents

1.0	Device Overview
2.0	Memory Organization
3.0	I/O Ports
4.0	Timer0 Module
5.0	Timer1 Module
6.0	Timer2 Module
7.0	Capture/Compare/PWM (CCP) Module
8.0	Synchronous Serial Port (SSP) Module
9.0	Analog-to-Digital Converter (A/D) Module
10.0	Special Features of the CPU
11.0	Instruction Set Summary
12.0	Development Support
13.0	Electrical Characteristics - PIC16C72 Series
14.0	DC and AC Characteristics Graphs and Tables - PIC16C72
15.0	DC and AC Characteristics Graphs and Tables - PIC16CR72 107
16.0	Packaging Information
Appe	ndix A: What's New in this Data Sheet
Appe	ndix B: What's Changed in this Data Sheet
Appe	ndix C: Device Differences
Index	
On-Li	ne Support
Read	er Response
PIC1	3C72 Series Product Identification System
Sales	and Support125

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

Key Reference Manual Features	PIC16C72	PIC16CR72
Operating Frequency	DC - 20MHz	DC - 20MHz
Resets	POR, PWRT, OST, BOR	POR, PWRT, OST, BOR
Program Memory - (14-bit words)	2K (EPROM)	2K (ROM)
Data Memory - RAM (8-bit bytes)	128	128
Interrupts	8	8
I/O Ports	PortA, PortB, PortC	PortA, PortB, PortC
Timers	Timer0, Timer1, Timer2	Timer0, Timer1, Timer2
Capture/Compare/PWM Modules	1	1
Serial Communications	Basic SSP	SSP
8-Bit A/D Converter	5 channels	5 channels
Instruction Set (No. of Instructions)	35	35

1.0 DEVICE OVERVIEW

This document contains device-specific information for the operation of the PIC16C72 device. Additional information may be found in the PIC[®] Mid-Range MCU Reference Manual (DS33023) which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16C72 belongs to the Mid-Range family of the PIC devices. A block diagram of the device is shown in Figure 1-1.

The program memory contains 2K words which translate to 2048 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 128 bytes.

There are also 22 I/O pins that are user-configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input
- Timer1 clock/oscillator
- Capture/Compare/PWM
- A/D converter
- SPI/I²C

Table 1-1 details the pinout of the device with descriptions and details for each pin.




FIGURE 1-1: PIC16C72/CR72 BLOCK DIAGRAM

TABLE 1-1PIC16C72/CR72 PINOUT DESCRIPTION	TABLE 1-1	PIC16C72/CR72 PINOUT DESCRIPTION
---	-----------	----------------------------------

MCLE/VPP 1 I/P ST Master clear (reset) input or programming voltage input. This pin is active low reset to the device. RA0/AN0 2 I/O TTL RA0 can also be analog input0. RA1/AN1 3 I/O TTL RA0 can also be analog input0. RA1/AN1 3 I/O TTL RA0 can also be analog input0. RA2/AN2 4 I/O TTL RA2 can also be analog input1. RA3/AN3/VREF 5 I/O TTL RA3 can also be analog input2. RA4/TOCKI 6 I/O ST RA4 can also be analog input4 or the slave select for the synchronous serial port. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RA5 can also be the clock input to the slave select for the synchronous serial port. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin. RB1 22 I/O TTL RA5 can also be the external interrupt pin. RB2 23 I/O TTL RB0 can also be the external interrupt pin. RB4 25 I/O TTL Interrupt on change pin.	Pin Name	Pin#	I/O/P Type	Buffer Type	Description
MCLR/VPP 1 I/P ST Master clear (reset) input or programming voltage input. This pin is active low reset to the device. RAO/AN0 2 I/O TTL RAO can also be analog input. PORTA is a bi-directional I/O port. RAJAN2 4 I/O TTL RAO can also be analog input. RAI can also put. RAJAN2 4 I/O TTL RA2 can also be analog input2. RAJAN2 4 I/O TTL RA2 can also be analog input3 or analog reference voltage RA4/TOCKI 6 I/O ST RA4 can also be analog input4 or the slave select for the synchronous serial port. RAS/SS/AN4 7 I/O TTL RAG can also be analog input4 or the slave select for the synchronous serial port. RB0/INT 21 I/O TTL RAG can also be the external interrupt pin. RB1 22 I/O TTL RAG can also be programmed for internal weak pull-up on all inputs. RB2 23 I/O TTL RAG can also be the external interrupt pin. RB3 24 I/O TTL Interrupt on change pin. RB5	OSC1/CLKIN	9	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
RollAnd active low reset to the device. RO/ANO 2 //O TTL PORTA is a bi-directional I/O port. RA0/ANO 2 //O TTL RA0 can also be analog input0. RA1/AN1 3 I/O TTL RA1 can also be analog input0. RA2/AN2 4 I/O TTL RA2 can also be analog input0. RA3/N3/NEF 5 I/O TTL RA3 can also be analog input0 or analog reference voltage RA4/TOCKI 6 I/O ST RA4 can also be the clock input to the Timer0 module. Output open drain type. RA5/SS/AN4 7 I/O TTL RA5 can also be analog input4 or the slave select for the synchronous serial port. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RB5 ab diffectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB1 22 I/O TTL RA5 can also be the external interrupt pin. RB2 23 I/O TTL Interrupt on change pin. RB4 25 I/O TTL Interrupt on change pin. RB6 27 I/O TTL/ST ⁽²⁾ Interrupt on change pin. RB6 27 I/O TTL/ST ⁽²⁾ Interrupt on change pin. RB6 27 I/O TTL/ST ⁽²⁾ <	OSC2/CLKOUT	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate
RA0/ANO2I/OTTLRA0 can also be analog input0.RA1/AN13I/OTTLRA1 can also be analog input1.RA2/AN24I/OTTLRA2 can also be analog input3 or analog reference voltageRA3/AN3/NEF5I/OTTLRA3 can also be the clock input or the Timer0 module. Output open drain type.RA4/TOCKI6I/OSTRA4 can also be the clock input or the slave select for the synchronous serial port.RA5/SS/AN47I/OTTLRA5 can also be analog input3 or the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin.RB122I/OTTLRB223I/OTTLRB324I/OTTLRB425I/OTTLRB627I/OTTL/ST ⁽²⁾ RB728I/OTTL/ST ⁽²⁾ RC0/TIOSO/T1CKI11I/OSTRC1/TOSI12I/OSTRC2/SCK/SCL14I/OSTRC4/SDI/SDA15I/OSTRC4/SDI/SDA15I/OSTRC4/SDI/SDA15I/OSTRC4/SDI/SDA16I/OSTRC4/SDI/SDA16I/OSTRC4/SDI/SDA16I/OSTRC4/SDI/SDA15I/OSTRC4/SDI/SDA15I/OSTRC2 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode). <td colspan="2">MCLR/VPP 1</td> <td>I/P</td> <td>ST</td> <td>Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.</td>	MCLR/VPP 1		I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
RA1/AN13I/OTTLRA1 can also be analog input1.RA2/AN24I/OTTLRA2 can also be analog input2.RA3/AN3/VREF5I/OTTLRA2 can also be analog input3 or analog reference voltageRA4/TOCKI6I/OSTRA4 can also be the clock input to the Timer0 module. Output open drain type.RA5/SS/AN47I/OTTLRA5 can also be the clock input of the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin.RB122I/OTTLRB0 can also be the external interrupt pin.RB223I/OTTLInterrupt on change pin.RB324I/OTTLInterrupt on change pin.RB425I/OTTLInterrupt on change pin.RB526I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T10S0/T1CKI11I/OSTRC2 can also be the Timer1 oscillator output or Timer1 clock input.RC2/CCP113I/OSTRC2 can also be the SPI Data In (SPI mode) or data I/O (I ² c modes.RC4/SDI/SDA15I/OSTRC2 can also be the SPI Data In (SPI mode).RC5/SDO16I/OSTRC2 can also be the SPI Data Out (SPI mode).RC617I/OSTRC2 can also be the SPI Data Out (SPI mode).RC617I/O					PORTA is a bi-directional I/O port.
RA2/AN24I/OTTLRA2 can also be analog input2.RA3/AN3/VREF5I/OTTLRA3 can also be analog input3 or analog reference voltageRA4/T0CKI6I/OSTRA4 can also be analog input3 or analog reference voltageRA4/T0CKI6I/OSTRA4 can also be analog input4 or the slave select for the synchronous serial port.RA5/SS/AN47I/OTTLRA5 can also be analog input4 or the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin.RB122I/OTTLBB0 can also be the external interrupt pin.RB324I/OTTLInterrupt on change pin.RB425I/OTTLInterrupt on change pin.RB526I/OTTLInterrupt on change pin. Serial programming clock.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock.RC0/T1OSO/T1CKI11I/OSTRC2 can also be the Timer1 oscillator output or Timer1 clock input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SDO16I/OSTRC4 can also be the SPI Data In (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC6 <t< td=""><td>RA0/AN0</td><td>2</td><td>I/O</td><td>TTL</td><td>RA0 can also be analog input0.</td></t<>	RA0/AN0	2	I/O	TTL	RA0 can also be analog input0.
RA3/AN3/VREF RA4/TOCKI5I/OTTLRA3 can also be analog input3 or analog reference voltage RA4/TOCKIRA4/TOCKI6I/OSTRA4 can also be analog input3 or analog reference voltage RA4 can also be the clock input to the Timer0 module. Output open drain type.RA5/SS/AN47I/OTTLRA5 can also be analog input3 or analog reference voltage synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be analog input4 or the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt on all inputs.RB0/INT21I/OTTLRB0 can also be the external interrupt pin.RB122I/OTTLInterrupt on change pin.RB223I/OTTLInterrupt on change pin.RB425I/OTTLInterrupt on change pin.RB526I/OTTL/ST ⁽²⁾ Interrupt on change pin.RB627I/OTTL/ST ⁽²⁾ Interrupt on change pin.RC0/T10S0/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC2 can also be the synchronous serial clock input/Ompare1 output/PWM1 output.RC3/SCV/SCL14I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC5/SDO16I/OSTRC4 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SP	RA1/AN1	3	I/O	TTL	RA1 can also be analog input1.
RA4/T0CKI 6 I/O ST RA4 can also be the clock input to the Timer0 module. Output open drain type. RA5/SS/AN4 7 I/O TTL RA5 can also be analog input4 or the slave select for the synchronous serial port. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RB0 can also be the external interrupt pon all inputs. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin. RB1 22 I/O TTL Interrupt on change pin. RB3 24 I/O TTL Interrupt on change pin. RB6 27 I/O TTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock. RB7 28 I/O TTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data. RC0/T1OSO/T1CKI 11 I/O ST RC0 can also be the Timer1 oscillator output or Timer1 clock input. RC2/CCP1 13 I/O ST RC2 can also be the synchronous serial clock input/Compare1 output/PWM1 output. RC3/SCK/SCL 14 I/O ST RC4 can also be the SPI Data In (SPI mode). RC5/SDO 16 I/O ST RC4 can also be the SPI Data Out (SPI mode).	RA2/AN2	4	I/O	TTL	RA2 can also be analog input2.
RA5/SS/AN47I/OTTLopen drain type. RA5 can also be analog input4 or the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be analog input4 or the slave select for the synchronous serial port.RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin.RB122I/OTTLRB223I/OTTLRB425I/OTTLRB526I/OTTLRB627I/OTTL/ST ⁽²⁾ RB728I/OTTL/ST ⁽²⁾ RC0/T10S0/T1CKI11I/OSTRC1/T10SI12I/OSTRC3/SCK/SCL14I/OSTRC3/SCK/SCL14I/OSTRC5/SDO16I/OSTRC5/SDO16I/OSTRC5/SDO16I/OSTRC617I/OSTRC617I/OSTRC5/SDO16I/OSTRC5/SDO16I/OSTRC617I/OSTRC617I/OSTRC617I/OSTRC617I/OSTRC718I/OSTRC718I/OSTRC718I/OSTRC718I/OSTRC718I/OSTRC718I/ORC718	RA3/AN3/VREF	5	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RB0/INT 21 I/O TTL/ST ⁽¹⁾ PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT 21 I/O TTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin. RB1 22 I/O TTL RB0 can also be the external interrupt pin. RB2 23 I/O TTL RB0 can also be the external interrupt pin. RB3 24 I/O TTL RB0 can also be the external interrupt pin. RB4 25 I/O TTL Interrupt on change pin. RB5 26 I/O TTL/ST ⁽²⁾ Interrupt on change pin. RB6 27 I/O TTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock. RB7 28 I/O TTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data. RC0/T1OSO/T1CKI 11 I/O ST RC1 can also be the Timer1 oscillator output or Timer1 clock input. RC2/CCP1 13 I/O ST RC2 can also be the synchronous serial clock input/output/PWM1 output. RC3/SCK/SCL 14 I/O ST RC3 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode). RC5/SDO 16 I/O ST RC5 can also be the SPI Data Out (SPI mode). RC6 17 <t< td=""><td>RA4/T0CKI</td><td>6</td><td>I/O</td><td>ST</td><td>RA4 can also be the clock input to the Timer0 module. Output is open drain type.</td></t<>	RA4/T0CKI	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RB0/INT21I/OTTL/ST(1)RB0 can also be the external interrupt pin.RB122I/OTTLRB0 can also be the external interrupt pin.RB223I/OTTLRB0 can also be the external interrupt pin.RB324I/OTTLInterrupt on change pin.RB425I/OTTLInterrupt on change pin.RB526I/OTTLInterrupt on change pin.RB627I/OTTL/ST(2)Interrupt on change pin. Serial programming clock.RB728I/OTTL/ST(2)Interrupt on change pin. Serial programming data.RC0/T10S0/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC2/CCP113I/OSTRC1 can also be the capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the synchronous serial clock input/output for bor SPI and I²C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTRC5 can also be the SPI Data Out (SPI mode).	RA5/SS/AN4	7	I/O	TTL	
RB0/INT21I/OTTL/ST ⁽¹⁾ RB0 can also be the external interrupt pin.RB122I/OTTLRB223I/OTTLRB324I/OTTLRB425I/OTTLInterrupt on change pin.RB526I/OTTLRB627I/ORB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T10SO/T1CKI11I/OSTRC1 can also be the Timer1 oscillator output or Timer1 clock input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/ORC4/SDI/SDA15I/OSTRC5 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTGround reference for logic and I/O pins.					PORTB is a bi-directional I/O port. PORTB can be software
RB122I/OTTLRB223I/OTTLRB324I/OTTLRB425I/OTTLRB526I/OTTLRB627I/OTTL/ST ⁽²⁾ RB728I/OTTL/ST ⁽²⁾ RC0/T10S0/T1CKI11I/OSC1/T1OSI12I/ORC2/CCP113I/OSC3/SCK/SCL14I/OSC3/SCK/SCL16I/OSC5/SDO16I/ORC617I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC5/SDO16I/OSTRC518NC0STRC718I/OSTRC5SS8, 19P—Ground reference for logic and I/O pins.					programmed for internal weak pull-up on all inputs.
RB223I/OTTLRB324I/OTTLRB425I/OTTLInterrupt on change pin.RB526I/OTTLRB627I/OTTL/ST ⁽²⁾ RB728I/OTTL/ST ⁽²⁾ RC0/T10S0/T1CKI11I/OSTRC1/T10SI12I/OSTRC2/CCP113I/OSTRC3/SCK/SCL14I/OSTRC4/SDI/SDA15I/OSTRC5/SDO16I/OSTRC617I/OSTRC617I/OSTRC718I/OSTRC718I/OSTRC718I/OSTRC718I/OSTRC718I/ORC718I/ORC718I/ORC718I/ORC718I/ORC718I/ORC717RC718RC718RC718RC7R	RB0/INT	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB324I/OTTLRB425I/OTTLInterrupt on change pin.RB526I/OTTLInterrupt on change pin.RB627I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T1OSO/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator input.RC2/CCP113I/OSTRC3 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC5/SDO16I/OSTRC4 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB1	22	I/O	TTL	
RB425I/OTTLInterrupt on change pin.RB526I/OTTLInterrupt on change pin.RB627I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T1OSO/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTRC5 can also be the SPI Data Out (SPI mode).VSS8, 19PGround reference for logic and I/O pins.	RB2	23	I/O	TTL	
RB526I/OTTLInterrupt on change pin.RB627I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T1OSO/T1CKI11I/OSTPORTC is a bi-directional I/O port.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator output or Timer1 clock input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data In (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB3	24	I/O	TTL	
RB6 RB727I/OTTL/ST ⁽²⁾ TTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.RC0/T10S0/T1CKI11I/OSTPORTC is a bi-directional I/O port. RC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T10SI12I/OSTRC1 can also be the Timer1 oscillator input. RC2/CCP1RC3/SCK/SCL14I/OSTRC2 can also be the capture1 input/Compare1 output/PWM1 output.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB4	25	I/O	TTL	Interrupt on change pin.
RB728I/OTTL/ST ⁽²⁾ Interrupt on change pin. Serial programming data.RC0/T1OSO/T1CKI11I/OSTPORTC is a bi-directional I/O port.RC0/T1OSO/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the Synchronous serial clock input/output for bord SPI and I ² C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB5	26	I/O	TTL	Interrupt on change pin.
RC0/T1OSO/T1CKI11I/OSTPORTC is a bi-directional I/O port.RC1/T1OSI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the synchronous serial clock input/output for bord SPI and I²C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB6	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RC0/T1OSO/T1CKI11I/OSTRC0 can also be the Timer1 oscillator output or Timer1 clock input.RC1/T1OSI12I/OSTRC1 can also be the Timer1 oscillator input.RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the synchronous serial clock input/output for be SPI and I²C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTGround reference for logic and I/O pins.	RB7	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
RC1/T1OSI12I/OSTinput.RC2/CCP113I/OSTRC1 can also be the Timer1 oscillator input.RC3/SCK/SCL14I/OSTRC3 can also be the capture1 input/Compare1 output/PWM1 output.RC4/SDI/SDA15I/OSTRC4 can also be the synchronous serial clock input/output for be SPI and I ² C modes.RC5/SDO16I/OSTRC5 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTVss8, 19P—Ground reference for logic and I/O pins.					PORTC is a bi-directional I/O port.
RC2/CCP113I/OSTRC2 can also be the Capture1 input/Compare1 output/PWM1 output.RC3/SCK/SCL14I/OSTRC3 can also be the synchronous serial clock input/output for be SPI and I²C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTTVss8, 19P—Ground reference for logic and I/O pins.	RC0/T1OSO/T1CKI	11	I/O	ST	
RC3/SCK/SCL14I/OSToutput.RC3/SCK/SCL14I/OSTRC3 can also be the synchronous serial clock input/output for be SPI and I²C modes.RC4/SDI/SDA15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC718I/OSTVss8, 19P—Ground reference for logic and I/O pins.	RC1/T1OSI	12	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC4/SDI/SDA15I/OSTSPI and I²C modes.RC5/SDO15I/OSTRC4 can also be the SPI Data In (SPI mode) or data I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC5 can also be the SPI Data Out (SPI mode).RC718I/OSTVss8, 19P—Ground reference for logic and I/O pins.	RC2/CCP1	13	I/O	ST	
RC5/SDO16I/OSTdata I/O (I²C mode).RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC718I/OSTVss8, 19P—Ground reference for logic and I/O pins.	RC3/SCK/SCL	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I^2C modes.
RC5/SDO16I/OSTRC5 can also be the SPI Data Out (SPI mode).RC617I/OSTRC718I/OSTVss8, 19P—Ground reference for logic and I/O pins.	RC4/SDI/SDA	15	I/O	ST	
RC6 17 I/O ST RC7 18 I/O ST Vss 8, 19 P — Ground reference for logic and I/O pins.	RC5/SDO	16	I/O	ST	
RC7 18 I/O ST Vss 8, 19 P — Ground reference for logic and I/O pins.	RC6	17	I/O	ST	
Vss 8, 19 P — Ground reference for logic and I/O pins.		18	I/O		
		8, 19	Р	<u> </u>	Ground reference for logic and I/O pins.
			Р	<u> </u>	

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in PIC16C72 Series devices. These are the program memory and the data memory. Each block has its own bus, so that access to both blocks can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.


Additional information on device memory may be found in the PIC[®] Mid-Range Reference Manual, DS33023.

2.1 Program Memory Organization

PIC16C72 Series devices have a 13-bit program counter capable of addressing a 2K x 14 program memory space. The address range for this program memory is 0000h - 07FFh. Accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1*	RP0	(STATUS<6:5>)
------	-----	---------------

 $= 00 \rightarrow Bank0$

- $= 01 \rightarrow \text{Bank1}$
- = $10 \rightarrow$ Bank2 (not implemented)
- = 11 \rightarrow Bank3 (not implemented)

* Maintain this bit clear to ensure upward compatibility with future products.

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM.

All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access (ex; the STATUS register is in Bank 0 and Bank 1).

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register FSR (Section 2.5).

FIGURE 2-2: REGISTER FILE MAP

File			File						
Address	3	Г	Address						
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h						
01h	TMR0	OPTION	81h						
02h	PCL	PCL	82h						
03h	STATUS	STATUS	83h						
04h	FSR	FSR	84h						
05h	PORTA	TRISA	85h						
06h	PORTB	TRISB	86h						
07h	PORTC	TRISC	87h						
08h			88h						
09h			89h						
0Ah	PCLATH	PCLATH	8Ah						
0Bh	INTCON	INTCON	8Bh						
0Ch	PIR1	PIE1	8Ch						
0Dh			8Dh						
0Eh	TMR1L	PCON	8Eh						
0Fh	TMR1H		8Fh						
10h	T1CON		90h						
11h	TMR2		91h						
12h	T2CON	PR2	92h						
13h	SSPBUF	SSPADD	93h						
14h	SSPCON	SSPSTAT	94h						
15h	CCPR1L		95h						
16h	CCPR1H		96h						
17h	CCP1CON		97h						
18h			98h						
19h			99h						
1Ah			9Ah						
1Bh			9Bh						
1Ch			9Ch						
1Dh			9Dh						
1Eh	ADRES		9Eh						
1Fh	ADCON0	ADCON1	9Fh						
20h	General	General	A0h						
	Purpose	Purpose							
	Register	Register							
			BFh C0h						
			Con						
7Fh	Donk 0	Bank 1	FFh						
	Bank 0								
—			and 101						
	plemented data me		eau as '0'.						
1010 1. 1	Note 1: Not a physical register.								

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

The special function registers can be classified into two TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (3)
Bank 0											
00h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	ule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	unter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h ⁽¹⁾	FSR	Indirect data	memory ad	ldress pointe	r					XXXX XXXX	uuuu uuuu
05h	PORTA	_	—	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	ien read		0x 0000	0u 0000
06h	PORTB	PORTB Dat	a Latch whe	n written: PC	ORTB pins wl	nen read				XXXX XXXX	uuuu uuuu
07h	PORTC	PORTC Dat	a Latch whe	n written: PC	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h	—	Unimplemen	nted							—	—
09h	_	Unimplemen	nted							—	—
0Ah ^(1,2)	PCLATH	—	—		Write Buffer	for the uppe	er 5 bits of th	e Program C	ounter	0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Dh	—	Unimplemen	nted							—	—
0Eh	TMR1L	Holding regi	ster for the L	east Signific	ant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding regi	ster for the M	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	ule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	s Serial Port	Receive Bu	ffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Compare/PWM Register (LSB)								XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM Register (MSB)							XXXX XXXX	uuuu uuuu	
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Dh		Unimplemented									_
1Eh	ADRES	A/D Result I	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C72/CR72. Always maintain these bits clear.

5: SSPSTAT<7:6> are not implemented on the PIC16C72, read as '0'.

PIC16C72 Series

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (3)
Bank 1											
80h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Dat	a Direction F	Register				11 1111	11 1111
86h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Dat	a Direction F	Register						1111 1111	1111 1111
88h	_	Unimpleme	nted							_	—
89h	_	Unimpleme	nted							_	_
8Ah ^(1,2)	PCLATH	—	_	—	Write Buffer	r for the uppe	er 5 bits of th	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	—	_	_	_	—	_	POR	BOR	dd	uu
8Fh	_	Unimpleme	nted							_	—
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	is Serial Port	(I ² C mode)	Address Reg	gister				0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽⁵⁾	CKE ⁽⁵⁾	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	_	Unimpleme	nted							_	_
99h	_	Unimpleme	nted							—	_
9Ah	_	Unimpleme	nted							_	_
9Bh	_	Unimplemented									_
9Ch	_	Unimplemented —									_
9Dh	_	Unimplemented —									
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	—	—	_	—	PCFG2	PCFG1	PCFG0	000	000

TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C72/CR72. Always maintain these bits clear.

5: SSPSTAT<7:6> are not implemented on the PIC16C72, read as '0'.

2.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 2-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: These devices do not use bits IRP and RP1 (STATUS<7:6>). Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x						
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit					
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset					
bit 7:	1 = Bank 2	IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)											
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	x 3 (180h - x 2 (100h - x 1 (80h - F x 0 (00h - 7 x is 128 by	1FFh) 17Fh) Ɓh) ƳFh)		ed for direct n only Bank			[,] bit is reserved. Always maintai					
bit 4:	•			struction,	or sleep ir	struction							
bit 3:		r-down bit oower-up o ecution of t											
bit 2:		sult of an a			peration is z								
bit 1:	DC : Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result												
bit 0:	1 = A carr 0 = No car Note: For	y-out from rry-out from borrow the berand. For	the most n the mos polarity is	significant t significar s reversed		esult occuri result occu ion is exec	red irred uted by add	ding the two's complement of th either the high or low order bit o					

FIGURE 2-3: STATUS REGISTER (ADDRESS 03h, 83h)

2.2.2.2 OPTION_REG REGISTER

Γ

The OPTION_REG register is a readable and writable register which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

FIGURE 2-4: OPTION_REG REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1							
RBPU bit7	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0 bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
bit 7:	RBPU : PC 1 = PORTI 0 = PORTI	B pull-ups	are disal	oled	ividual port	latch value	es	- n = Value at POR reset						
bit 6:	1 = Interru	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin												
bit 5:	1 = Transit	TOCS : TMR0 Clock Source Select bit = Transition on RA4/T0CKI pin = Internal instruction cycle clock (CLKOUT)												
bit 4:	T0SE : TMI 1 = Increm 0 = Increm	ent on hig	h-to-low	transition	on RA4/T0 on RA4/T0	•								
bit 3:	PSA : Pres 1 = Presca 0 = Presca	aler is assi	gned to t	he WDT	module									
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits										
	Bit Value	TMR0 Ra	ate WDT	r Rate										
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 3 1 :	2 4										

2.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-5: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	B/W-0	B/W-0	B/W-0	B/W-0	R/W-0	R/W-0	R/W-x							
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	R = Readable bit						
bit7							bitO	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset 						
bit 7:	GIE: Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts													
bit 6:	1 = Enab	PEIE: Peripheral Interrupt Enable bit 1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts												
bit 5:	TOIE : TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt													
bit 4:	1 = Enab	les the RB	0/INT exte	rrupt Enab ernal interi ernal inter	rupt									
bit 3:	1 = Enab	les the RB	port char	upt Enable nge interru nge interru	pt									
bit 2:	1 = TMR0	R0 Overflo 0 register l 0 register o	nas overflo	owed (mus	t be cleare	d in softwa	ire)							
bit 1:	INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur													
bit 0:	1 = At lea	ast one of t	the RB7:R		it nanged stat anged state		e cleared in	software)						

PIC16C72 Series

2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

FIGURE 2-6: PIE1 REGISTER (ADDRESS 8Ch)

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit				
bit7							bitO	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset 				
bit 7:	Unimplen	nented: F	Read as '0'									
bit 6:	1 = Enable	DIE: A/D Converter Interrupt Enable bit = Enables the A/D interrupt = Disables the A/D interrupt										
bit 5-4:	Unimplen	nented: R	lead as '0'									
bit 3:	SSPIE : Sy 1 = Enable 0 = Disable	es the SS	P interrup	t	pt Enable b	bit						
bit 2:	CCP1IE : 0 1 = Enable 0 = Disable	es the CC	P1 interru	pt								
bit 1:	TMR2IE : TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt											
bit 0:	TMR1IE : TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt											

2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-7: PIR1 REGISTER (ADDRESS 0Ch)

	R/W-0 ADIF	U-0	U-0	R/W-0 SSPIF	R/W-0 CCP1IF	R/W-0 TMR2IF	R/W-0 TMR1IF	R = Readable bit			
vit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset			
oit 7:	Unimpler	Unimplemented: Read as '0'									
bit 6:	ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete										
bit 5-4:	Unimpler	nented: R	ead as '0								
bit 3:	 SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 										
bit 2:	CCP1IF: CCP1 Interrupt Flag bit <u>Capture Mode</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare Mode</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM Mode</u> Unused in this mode										
bit 1:	TMR2IF : TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred										
bit 0:		TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow									


PIC16C72 Series

2.2.2.6 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external $\overline{\text{MCLR}}$ Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 2-8: PCON REGISTER (ADDRESS 8Eh)




2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

Figure 2-9 shows the four situations for the loading of the PC. Example 1 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). Example 2 shows how the PC is loaded during a GOTO instruction (PCLATH<4:3> \rightarrow PCH). Example 3 shows how the PC is loaded during a CALL instruction (PCLATH<4:3> \rightarrow PCH), with the PC loaded (PUSHed) onto the Top of Stack. Finally, example 4 shows how the PC is loaded during one of the return instructions where the PC is loaded (POPed) from the Top of Stack.

FIGURE 2-9: LOADING OF PC IN DIFFERENT SITUATIONS




2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on). An example of the overwriting of the stack is shown in Figure 2-10.

FIGURE 2-10: STACK MODIFICATION



2.4 <u>Program Memory Paging</u>

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

Note: PIC16C72 Series devices ignore paging bit PCLATH<4>. The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Direct Addressing Indirect Addressing RP1:RP0 from opcode 7 6 0 IRP FSR register 0 (2) (2)bank select location select bank select location select • 00 01 10 11 00h 80h 100h 180h not used (3) (3) Data Memory(1) FFh 1FFh 7Fh 17Fh Bank 0 Bank 1 Bank 2 Bank 3 Note 1: For register file map detail see Figure 2-2. 2: Maintain RP1 and IRP as clear for upward compatibility with future products. 3: Not implemented.

FIGURE 2-11: DIRECT/INDIRECT ADDRESSING

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

NEXT	movwf clrf incf	FSR INDF FSR	;clear INDF register ;inc pointer
	btiss goto		;all done? ;NO, clear next
CONTINUE			
	:		;YES, continue

NOTES:

3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[®] Mid-Range MCU Reference Manual, DS33023.

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1: INITIALIZING PORTA

BCF	STATUS,	RP0	;	
CLRF	PORTA		;	Initialize PORTA by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISA		;	Set RA<3:0> as inputs
			;	RA<5:4> as outputs
			;	TRISA<7:6> are always
			;	read as '0'.

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS




FIGURE 3-2: BLOCK DIAGRAM OF RA4/ T0CKI PIN




TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA			RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA Dat	PORTA Data Direction Register						11 1111
9Fh	ADCON1	_	_	—			PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, i.e., put the contents of the output latch on the selected pin.

EXAMPLE 3-1: INITIALIZING PORTB

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

TABLE 3-3PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 3-4SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	B PORTB Data Direction Register								1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.

PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

BCF CLRF	STATUS, PORTC	RP0	; Select Bank 0 ; Initialize PORTC by ; clearing output ; data latches
BSF MOVLW	STATUS, 0xCF	RPO	; Select Bank 1 ; Value used to ; initialize data ; direction
MOVWF	TRISC		<pre>; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs</pre>

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)




TABLE 3-5PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

TABLE 3-6SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC Data Direction Register									1111 1111

Legend: x = unknown, u = unchanged.

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- Internal or external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- Interrupt on overflow from FFh to 00h

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC[®] Mid-Range MCU Reference Manual, DS33023.

4.1 <u>Timer0 Operation</u>

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PIC[®] Mid-Range MCU Reference Manual, DS33023.

4.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.




FIGURE 4-1: TIMER0 BLOCK DIAGRAM