

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# PIC16(L)F19195/6/7

# **Full-Featured 64-Pin Microcontrollers**

# **Description**

PIC16(L)F19195/6/7 microcontrollers offer eXtreme Low-Power (XLP) LCD drive coupled with Core Independent Peripherals (CIPs) and Intelligent Analog. They are especially suited for battery-powered LCD applications due to an integrated charge pump, high current I/O drive for backlighting, and battery backup of the Real-Time Clock/Calendar (RTCC). Active clock tuning of the HFINTOSC provides a highly accurate clock source over voltage and temperature. The family also features a new 12-bit ADC controller which can automate Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and automatic threshold comparison. Other new features include low-power Idle and Doze modes, Device Information Area (DIA), and Memory Access Partition (MAP). These low-power products are available in 64 pins to support the customer in various LCD and general purpose applications.

### **Core Features**

- · C Compiler Optimized RISC Architecture
- · Operating Speed:
  - DC 32 MHz clock input
  - 125 ns minimum instruction cycle
- · Interrupt Capability
- 16-Level Deep Hardware Stack
- · Timers:
  - Two 8-bit (TMR2/4) Timer with Hardware Limit Timer Extension (HLT)
  - 16-bit (TMR0/1)
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRTE)
- · Brown-out Reset (BOR) with Fast Recovery
- · Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
  - Variable prescaler selection
  - Variable window size selection
  - All sources configurable in hardware or software
- · Programmable Code Protection

## Memory

- · Up to 56KB Flash Program Memory
- Up to 4KB Data SRAM Memory
- 256 bytes DataEE
- · Direct, Indirect and Relative Addressing modes
- · Memory Access Partition (MAP):
  - Bootloader write-protect
  - Custom partition
- Device Information Area (DIA):
  - Temp sensor factory calibrated data
  - Fixed Voltage Reference
  - Device ID

# **Operating Characteristics**

- · Operating Voltage Range:
  - 1.8V to 3.6V (PIC16LF19195/6/7)
  - 2.3V to 5.5V (PIC16F19195/6/7)
- Temperature Range:
  - Industrial: -40°C to 85°C
  - Extended: -40°C to 125°C

# **Power-Saving Functionality**

- Doze mode: Ability to run CPU core slower than the system clock
- Idle mode: Ability to halt CPU core while internal peripherals continue operating
- · Sleep mode: Lowest power consumption
- Peripheral Module Disable (PMD): Ability to disable hardware module to minimize power consumption of unused peripherals

# eXtreme Low-Power (XLP) Features

- Sleep mode: 50 nA @ 1.8V, typical
- · Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- · Operating Current:
  - 8 μA @ 32 kHz, 1.8V, typical
  - 32 μA/MHz @ 1.8V, typical

## **Digital Peripherals**

- · LCD Controller:
  - Up to 360 segments
  - Charge pump for low-voltage operation
  - Contrast control
- Four Configurable Logic Cell Modules (CLC):
  - Integrated combinational and sequential logic

# PIC16(L)F19195/6/7

- Complementary Waveform Generator (CWG):
  - Rising and falling edge dead-band control
  - Full-bridge, half-bridge, 1-channel drive
    - Multiple signal sources
- Two Capture/Compare/PWM (CCP) module
- Two 10-Bit PWMs
- · Peripheral Pin Select (PPS):
  - Enables pin mapping of digital I/O
- · Communication:
  - Two EUSART, RS-232, RS-485, LIN compatible
  - One SPI/I<sup>2</sup>C, SMBus, PMBus™ compatible
- Up to 59 I/O Pins:
  - Individually programmable pull-ups
  - Slew rate control
  - Interrupt-on-change with edge-select
  - Input level selection control (ST or TTL)
  - Digital open-drain enable

# **Analog Peripherals**

- Analog-to-Digital Converter with Computation (ADC<sup>2</sup>):
  - 12-bit with up to 45 external channels
  - Automates math functions on input signals: averaging, filter calculations, oversampling and threshold comparison
  - Conversion available during Sleep
- Two Comparators:
  - (1) Low-Power Clocked Comparator
  - (1) High-Speed Comparator
  - Fixed Voltage Reference at (non)inverting input(s)
  - Comparator outputs externally accessible
- 5-Bit Digital-to-Analog Converter (DAC):
  - 5-bit resolution, rail-to-rail
  - Positive Reference Selection
  - Unbuffered I/O pin output
  - Internal connections to ADCs and comparators
- · Voltage Reference:
  - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels
- · Zero-Cross Detect Module:
  - AC high-voltage zero-crossing detection for simplifying TRIAC control
  - Synchronized switching control and timing

### Flexible Oscillator Structure

- · High-Precision Internal Oscillator:
  - Active Clock Tuning of HFINTOSC over voltage and temperature (ACT)
  - Selectable frequency range up to 32 MHz ±1% typical
- x2/x4 PLL with Internal and External Sources
- Low-Power Internal 31 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
  - Oscillator Start-up Timer (OST)
  - Ensures stability of crystal oscillator source
- · External Oscillator Block with:
  - Three external clock modes up to 32 MHz
- · Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripherals clock stops

TABLE 1: PIC16(L)F191XX FAMILY TYPES

Device	Data Sheet Index	Program Flash Memory (kW/KB)	DataEE (bytes)	Data SRAM (bytes)	I/O Pins	12-bit ADC (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) Timer	16-bit Timer	Window Watchdog Timer (WWDT)	CCP/10-bit PWM	cwg	CLC	Zero-Cross Detect	Temperature Sensor	Memory Access Partition	Device Information Area	EUSART/ I <sup>2</sup> C/SPI	Peripheral Pin Select	Peripheral Module Disable	Debug <sup>(1)</sup>	LCD Segments (Max)	LCD Charge Pump/ Bias Generator
PIC16(L)F19155	(A)	8/14	256	1024	24	20	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Y	Υ	ı	96	Y/Y
PIC16(L)F19156	(A)	16/28	256	2048	24	20	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	-	96	Y/Y
PIC16(L)F19175	(A)	8/14	256	1024	35	31	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	-	184	Y/Y
PIC16(L)F19176	(A)	16/28	256	2048	35	31	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	-	184	Y/Y
PIC16(L)F19185	(A)	8/14	256	1024	43	39	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	-	248	Y/Y
PIC16(L)F19186	(A)	16/28	256	2048	43	39	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Y	Υ	-	248	Y/Y
PIC16(L)F19195	(B)	8/14	256	1024	59	45	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	I	360	Y/Y
PIC16(L)F19196	(B)	16/28	256	2048	59	45	1	2	2	2	Υ	2/2	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	I	360	Y/Y
PIC16(L)F19197	(B)	32/56	256	4096	59	45	1	2	2	2	Y	2/2	1	4	Υ	Υ	Y	Υ	2/1	Υ	Υ	Ī	360	Y/Y

Note 1: I – Debugging integrated on chip.

# Data Sheet Index (Unshaded devices are described in this document):

**A.** DS40001923 PIC16(L)F19155/56/75/76/85/86 Data Sheet, 28/40/44/48-Pin

B. DS40001873 PIC16(L)F19195/6/7 Data Sheet, Full-Featured 64-Pin Microcontrollers


Note: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

TABLE 2: PACKAGES

Device	64-Pin TQFP (10x10)	64-Pin QFN (9x9)
PIC16(L)F19195	X	Х
PIC16(L)F19196	X	Х
PIC16(L)F19197	X	X

**Note:** Pin details are subject to change.

FIGURE 1: 64-PIN TQFP (10X10X1)/QFN (9X9X0.9) PIN DIAGRAM FOR PIC16(L)F19195/6/7



# **PIN ALLOCATION TABLES**

TABLE 3: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/6/7)

1/O(2)	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	cwg	MSSP	EUSART	CLC	RTCC	ГСБ	Interrupt-on-Change	High Current	Pull-up	Basic
RA0	24	ANA0	_	C1IN4- C2IN4-	-	_	_	_	_	_	_	1	CLCIN0 <sup>(1)</sup>	1	SEG33	_	_	Y	_
RA1	23	ANA1	_	_	-	_	T2IN <sup>(1)</sup>		ı	I	_	1	CLCIN1 <sup>(1)</sup>	_	SEG18	ı	_	Y	_
RA2	22	ANA2	-	C1IN1+ C2IN1+	-	_	1	-	-		_	1	_	1	SEG34	-	_	Y	_
RA3	21	ANA3	$V_{REF^+}$	_	_	DAC1 <sub>REF+</sub>	_	_	_	_	_	_	_	1	SEG35	_	_	Υ	_
RA4	28	ANA4	_	_	_	_	T0CKI <sup>(1)</sup>	_	_	-	_	ı	_	_	SEG14	-	_	Υ	_
RA5	27	_	_	_	_	_	_	_	_		_		_	_	_	_	_	Υ	VBAT
RA6	40	ANA6	_	_	_	_	_	_	_	_	_	_	_	_	SEG36	_	_	Υ	CLKOUT
RA7	39	ANA7	_	_	_	_	_	_	_	-	_		_	_	SEG37	_	_	Υ	CLKIN
RB0	48	ANB0	_	_	ZCD	_	_	_	_	_	_	_	_	_	SEG30	INT <sup>(1)</sup>	_	Υ	_
RB1	47	ANB1	_	_	_	_	_	_	_	-	SCL, SDA <sup>(1,3,4,5,6)</sup>		_	_	SEG8	IOCB1	_	Υ	_
RB2	46	ANB2	_	_	1	_	_	_	ı	ı	SCL, SDA <sup>(1,3,4,5,6)</sup>	1	_	_	SEG9	IOCB2	_	Y	_
RB3	45	ANB3	_	_	_	_	_	_	_		_		_	_	SEG10	IOCB3	_	Υ	_
RB4	44	ANB4	_	_	_	_	_	_	_	_	_	ı	_	_	SEG11	IOCB4	_	Υ	_
RB5	43	ANB5	_	_	_	_	T1G <sup>(1)</sup>	_	_	_	_	-	_	_	SEG29	IOCB5	_	Υ	_
RB6	42	ANB6	_	_	-	_	_	_	1	ı	_	I	CLCIN2 <sup>(1)</sup>	_	SEG38	IOCB6	_	Y	ICDCLK/ ICSPCLK
RB7	37	ANB7	_	_	-	DAC1OUT2	-				_	1	CLCIN3 <sup>(1)</sup>	1	SEG39	IOCB7	_	Y	ICDDAT/ ICSPDAT
RC0	30	_	_	_	_	_	T1CKI <sup>(1)</sup>	_	_	-	_	1	_	_	_	IOCC0	_	Υ	sosco

- Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
  - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
  - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
  - 4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.

PIC16(L)F19195/6/7

- 5: These are alternative I<sup>2</sup>C logic levels pins.
- 6: In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL or SDA pins.

DS40001873C-page 6

TABLE 3: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/6/7) (CONTINUED)

1/O(2)	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	ССР	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD	Interrupt-on-Change	High Current	Pull-up	Basic
RC1	29		_	_	_	I	l	_	ı	_	_	_	_	_	_	IOCC1	_	Υ	SOSCI
RC2	33	ı	_		_	I	I	_	ı	CWG1IN <sup>(1)</sup>	_	_	_	_	SEG13	IOCC2	_	Υ	_
RC3	34			ı	1				ı	_	SCK <sup>(1)</sup> SCL <sup>(1,3,4)</sup>	_	_	_	SEG17	IOCC3		Y	
RC4	35	_	_	_		_	_	_	_	_	SDI <sup>(1)</sup> SDA <sup>(1,3,4)</sup>	_	_	_	SEG16	IOCC4		Y	_
RC5	36	_	_	_	_			_	_	_	_	_	_	_	SEG12	IOCC5	1	Υ	_
RC6	31	_	_	_		_	_	_		_	_	TX1 <sup>(1)</sup> CK1 <sup>(1)</sup>	_	_	SEG27	IOCC6		Y	_
RC7	32	_		_	1	_	_	_	_	_	_	RX1 <sup>(1)</sup> DT1 <sup>(1)</sup>	_	_	SEG28	IOCC7		Y	
RD0	58	AND0		-	_	ı	ı	_	ı	_	_	_	_	_	SEG0	ı	_	Υ	_
RD1	55	AND1	_	_	_	_	_	_	_	_	_	_	_	_	SEG1	_	_	Υ	_
RD2	54	AND2	_	_	_	_	_	_		_	_	_	_	_	SEG2	_	_	Υ	_
RD3	53	AND3	_	_	_		-	_	_	_	_	-	_	_	SEG3	_	_	Υ	_
RD4	52	AND4	_	_	_	_	_	_	_	_	_	_	_	_	SEG4	_	_	Υ	_
RD5	51	AND5	_		_			_		_	_	_		_	SEG5		_	Υ	_
RD6	50	AND6	_	_	_	_	_	_	_	_	_	_	_	_	SEG6	_	_	Υ	_
RD7	49	AND7	_	_	_	_	_	_	_	_	_	_		_	SEG7	_	_	Υ	_
RE0	2	ANE0	_		_	_	_	_	_	_	_	_	_	_	VLCD1	_	_	Y	_
RE1	1	ANE1	_	_	_	_	_	_	_	_	<del>-</del> -	_		_	VLCD2	-	_	Y	_
RE3	63	ANE3	_	_	_	_	— T4IN <sup>(1)</sup>	— ССР2 <sup>(1)</sup>	_	_	_	_	_	_	COM0	IOCE3	_	Y	_
RE4	62	ANE4	_	_	_	_		CCP2 <sup>(1)</sup>	_	_	_	_		_	COM1	IOCE4	_	Y	_
RE5	61	ANE5	_	_	_	_	_	CCPT	_	_	_	_	_	_	COM2	IOCE5	_	Υ	_

- Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
  - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
  - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
  - 4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.
  - **5:** These are alternative I<sup>2</sup>C logic levels pins.
  - : In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL or SDA pins.

TABLE 3:

1/0(2)	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	ССР	WMd	CWG	dssw	EUSART	CLC	RTCC	ГСБ	Interrupt-on-Change	High Current	Pull-up	Basic
RE6	60	ANE6	_	_	_	_	SMTWIN1 <sup>(1)</sup>	_		ı		_	_	_	COM3	IOCE6	_	Υ	_
RE7	59	ANE7	_	_	_	_	SMTSIG1 <sup>(1)</sup>	_	_	-	_	_		_	SEG31	IOCE7	_	Υ	_
RF0	18	ANF0	_	C1IN0- C2IN0-	_	_	_	_	_	_	_	_	_	_	SEG41	_	_	Y	-
RF1	17	ANF1	_	_	_	_	_	-	-	_	_	_	_	_	SEG19	_	_	Υ	_
RF2	16	ANF2	_	_	_	_	_	-	-	_	_	_	_	_	SEG20	_	_	Υ	_
RF3	15	ANF3	_	C1IN2- C2IN2-	_	_	1		1	1	1	_	_	-	SEG21	1		Y	_
RF4	14	ANF4	_	C2IN0+	_	_	_		-	I	I	_	_	_	SEG22	ı	_	Υ	_
RF5	13	ANF5	_	C1IN1- C2IN1-	_	DAC1OUT1	-	_	1	1	1	_	_	_	SEG23	ı	_	Y	_
RF6	12	ANF6	_	C1IN0+	_	_	_		-	I	I	_	_	_	SEG24	ı	_	Υ	_
RF7	11	ANF7	_	C1IN3- C2IN3-	_	_	-	_	1	1	SS <sup>(1)</sup>	_	_	_	SEG25	1	HIDF7	Y	_
RG0	3	ANG0	_	_	_	_		_	ı	ı	ı	_	_	_	SEG42	ı		Υ	_
RG1	4	ANG1	_	_	_	_	-	_	_	_	_	TX2 <sup>(1)</sup> CK2 <sup>(1)</sup>	_	_	SEG43	_	_	Y	_
RG2	5	ANG2	_	_	_	_	_	-	_	_	_	RX2 <sup>(1)</sup> DT2 <sup>(1)</sup>	_	_	SEG44	_	_	Y	_
RG3	6	ANG3	_	_	_	_	_	_	_	_	_	_	_	_	SEG45	_	_	Υ	_
RG4	8	ANG4	_	_	_	_	_	_	1	1	-	_	_	_	SEG26	I	_	Υ	_
RG5	7	_	_	_	_	_	_	1	-	_	_		_	_	-	IOG5	1	Y	MCLR VPP
RG6	20	ANG6	_	_	_	_	_	_	_		_	_	_	_	COM6	ı	_	Υ	_

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

64-PIN ALLOCATION TABLE (PIC16(L)F19195/6/7) (CONTINUED)

- 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
- 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- 4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.

PIC16(L)F19195/6/7

- 5: These are alternative I<sup>2</sup>C logic levels pins.
- 6: In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL or SDA pins.

DS40001873C-page 8

TABLE 3: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/6/7) (CONTINUED)

I/O <sup>(2)</sup>	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	ГСБ	Interrupt-on-Change	High Current	Pull-up	Basic
RG7	19	ANG7	_	_	_	1	1	_	_	1	-	-	_		SEG15 COM7	ı		Y	_
RH0	26	_	_	_	_	_	_	_	_	_	_	_	_	_	COM4	_	_	Υ	_
RH1	25	ADCACT <sup>(1)</sup>	_	_	_	1	ı	_	_		1	_	_	_	COM5	-	_	Υ	_
RH2	57	_	-		_	1	1			1	1	_	_	ı	SEG32 CFLY1	1	1	Y	_
RH3	56		_	-		-	_	_	_	-	_	_		1	SEG40 CFLY2	1	1	Υ	
VLCD3	64	_	_	_	_		ı	_	_		ı	_	_	_	VLCD3	ı	1	-	_
VDD	10	_	_	_	_	ı	I	_	_		ı	_	_	_	_	ı		-	VDD
VDD	38	_	_	_	_	_	_	_	_	_	_	_	_	1	_	_	1	-	VDD
Vss	9	_	_	_	_	_	-	_	_	_	-	_	_	_	_	_		-	V <sub>SS</sub>
Vss	41	_	_	_	_			_	_	_		_	_	_	_	_	_	-	Vss
OUT <sup>(2)</sup>	_	ADGRDA ADGRDB	_	C1OUT C2OUT	_	1	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	-	1		_	_

Note

- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
- 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
- 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- 4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.
- 5: These are alternative I<sup>2</sup>C logic levels pins.
- 6: In I<sup>2</sup>C logic levels configuration, these pins can operate as either SCL or SDA pins.

# **Table of Contents**

1.0	Device Overview	11
2.0	Guidelines for Getting Started With PIC16(L)F19195/6/7 Microcontrollers	22
3.0	Enhanced Mid-Range CPU	25
4.0	Memory Organization	27
5.0	Device Configuration	102
6.0	Device Information Area	112
7.0	Device Configuration Information	114
8.0	Resets and Vbat	115
9.0	Oscillator Module (with Fail-Safe Clock Monitor)	
10.0	Interrupts	
	Power-Saving Operation Modes	
	Windowed Watchdog Timer (WWDT)	
13.0	Nonvolatile Memory (NVM) Control	183
	I/O Ports	
15.0	Peripheral Pin Select (PPS) Module	253
16.0	Peripheral Module Disable (PMD)	
17.0	Interrupt-On-Change (IOC)	
18.0	Fixed Voltage Reference (FVR)	277
19.0	Analog-to-Digital Converter with Computation (ADC2) Module	281
	Temperature Indicator Module (TIM)	
21.0	5-Bit Digital-to-Analog Converter (DAC1) Module	
	Comparator Module	
	Zero-Cross Detection (ZCD) Module	
	Real-Time Clock and Calendar (RTCC)	
25.0	Timer0 Module	
	Timer1 Module with Gate Control	
	Timer2/4 Module With Hardware Limit Timer (HLT)	
	Signal Measurement Timer (SMT)	
	Capture/Compare/PWM Modules	
	Pulse-Width Modulation (PWM)	
	Complementary Waveform Generator (CWG) Module	
	Configurable Logic Cell (CLC)	
	Master Synchronous Serial Port (MSSP) Modules	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART1/2)	
	Liquid Crystal Display (LCD) Controller	
	In-Circuit Serial Programming™ (ICSP™)	
	Instruction Set Summary	
	Register Summary	
	Electrical Specifications	
	DC and AC Characteristics Graphs and Charts	
	Development Support	
	Packaging Information	
	ndix A: Data Sheet Revision History	
	Aicrochip Website	
	omer Change Notification Service	
	omer Support	
Produ	uct Identification System	706

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

## **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Website; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

# **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW

The PIC16(L)F19195/6/7 are described within this data sheet. The PIC16(L)F19195/6/7 devices are available in 64-pin TQFP and QFN packages. Figure 1-1 shows a block diagram of the PIC16(L)F19195/6/7 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16(L)F19195/6/7
Analog-to-Digital Converter with Computation	n (ADC <sup>2</sup> )	•
Digital-to-Analog Converter (DAC1)		•
Fixed Voltage Reference (FVR)		•
Enhanced Universal Synchronous/Asynchronous/ Transmitter (EUSART1 and EUSART2)	ous Receiver/	•
Temperature Indicator Module (TIM)		•
Zero-Cross Detect (ZCD1)		•
Real-Time Calendar and Clock (RTCC)		•
Liquid Crystal Display (LCD)		•
Capture/Compare/PWM Modules (CCP)		
	CCP1	•
	CCP2	•
Comparator Module (Cx)		
	C1	•
	C2	•
Configurable Logic Cell (CLC)		
	CLC1	•
	CLC2	•
	CLC3	•
	CLC4	•
Complementary Waveform Generator (CWG)		
	CWG1	•
Master Synchronous Serial Ports (MSSP)		
	MSSP1	•
Pulse-Width Modulator (PWM)		
	PWM3	•
	PWM4	•
Signal Measure Timer (SMT)		
	SMT1	•
Timers		
	Timer0	•
	Timer1	•
	Timer2	•

# 1.1 Register and Bit Naming Conventions

## 1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

#### 1.1.2 BIT NAMES

There are two variants for bit names:

- · Short name: Bit function abbreviation
- · Long name: Peripheral abbreviation + short name

#### 1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is <code>RegisterName</code>bits.<code>ShortName</code>. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction <code>COG1CON0bits.EN = 1</code>.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

## 1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral, thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

#### 1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

```
COG1CON0bits.MD = 0x5;
```

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

#### Example 1:

```
MOVLW ~(1<<G1MD1)
ANDWF COG1CON0,F
MOVLW 1<<G1MD2 | 1<<G1MD0
IORWF COG1CON0,F
```

#### Example 2:

BSF COG1CON0, G1MD2
BCF COG1CON0, G1MD1
BSF COG1CON0, G1MD0

# 1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

# 1.1.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

# 1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP

FIGURE 1-1: PIC16(L)F19195/6/7 BLOCK DIAGRAM Program Flash Memory RAM **PORTA** Timing Generation PORTB CLKOUT ⊠◀ **EXTOSC** CPU PORTC Oscillator CLKIN ⊠→ (Note 3) **PORTD** Secondary SOSCI Oscillator (SOSC) SOSCO PORTE MCLR ⊠→ PORTF **PORTG** ADC<sup>2</sup> Temp LCD ACT PWM4 PWM3 Timer4 Timer2 Timer0 C2 C1 DAC **FVR** Indicator 12-bit PORTH MSSP1 CLC4 CLC1 ZCD1 CCP1 CCP2 RTCC CWG1 VBAT EUSART2 EUSART2 CLC3 CLC2 Note 1: See applicable chapters for more information on peripherals. 2: See Table 1-1 for peripherals available on specific devices. **3:** See Figure 3-1.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/C2IN4-/C1IN4-/ANA0/CLCIN0 <sup>(1)</sup> /SEG33	RA0	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN4-	AN		Comparator negative input.
	C1IN4-	AN		Comparator negative input.
	ANA0	AN		ADC Channel input.
	CLCIN0 <sup>(1)</sup>	_		Configurable Logic Cell source input.
	SEG33	AN		LCD Analog output.
RA1/ANA1/CLCIN1 <sup>(1)</sup> /T2IN <sup>(1)</sup> /SEG18	RA1	TTL/ST	CMOS/OD	General purpose I/O.
	ANA1	AN		ADC Channel input.
	CLCIN1 <sup>(1)</sup>	_		Configurable Logic Cell source input.
	T2IN <sup>(1)</sup>	_		Timer2 external input.
	SEG18	AN		LCD Analog output.
RA2/C2IN1+/C1IN1+/ANA2/SEG34	RA2	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN1+	AN		Comparator positive input.
	C1IN1+	AN		Comparator positive input.
	ANA2	AN		ADC Channel input.
	SEG34	AN		LCD Analog output.
RA3/ANA3/SEG35/VREF+ (ADC)/VREF+ (DAC1)	RA3	TTL/ST	CMOS/OD	General purpose I/O.
	ANA3	AN		ADC Channel input.
	SEG35	AN		LCD Analog output.
	VREF+ (ADC)	AN		ADC positive reference.
	VREF+ (DAC1)	AN		DAC positive reference.
RA4/ANA4/T0CKI <sup>(1)</sup> /SEG14	RA4	TTL/ST	CMOS/OD	General purpose I/O.
	ANA4	AN		ADC Channel input.
	T0CKI <sup>(1)</sup>	_		Timer0 clock input.
	SEG14	AN		LCD Analog output.
RA5/VBAT	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	VBAT	AN		RTCC Back-up Battery.
RA6/ANA6/SEG36/CLKOUT	RA6	TTL/ST	CMOS/OD	General purpose I/O.
	ANA6	AN		ADC Channel input.
	SEG36	AN		LCD Analog output.
	CLKOUT	TTL/ST		FOSC/4 digital output.
RA7/ANA7/SEG37/CLKIN	RA7	TTL/ST	CMOS/OD	General purpose I/O.
	ANA7	AN		ADC Channel input.
	SEG37	AN		LCD Analog output.
	CLKIN	ST		External Clock input.
RB0/IOCB0/ANB0/SEG30/ZCD	RB0	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB0	TTL/ST		Interrupt-on-change input.
	ANB0	AN		ADC Channel input.
	SEG30	AN		LCD Analog output.
	ZCD			Zero-cross detect input pin (with constant current sink/source).

Legend: AN = Analog input or output TTL = TTL compatible input CMOS = CMOS compatible input or output

OD = Open-Drain

HV = High Voltage

ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ XTAL = Crystal levels

Note This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and
- $These \ pins \ are \ configured \ for \ I^2C \ logic \ levels. \ The \ SCLx/SDAx \ signals \ may \ be \ assigned \ to \ any \ of \ the \ RB1/RB2/RC3/RC4 \ pins. \ PPS$ assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB1/IOCB1/SCL <sup>(3)(4)</sup> /SCK <sup>(1)</sup> /ANB1/SEG8	RB1	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB1	TTL/ST	_	Interrupt-on-change input.
	SCL <sup>(3)(4)</sup>	I <sup>2</sup> C	OD	MSSPI <sup>2</sup> C clock input/output.
	SCK <sup>(1)</sup>	_	_	MSSP SPI clock input/output.
	ANB1	AN	_	ADC Channel input.
	SEG8	AN	_	LCD Analog output.
RB2/IOCB2/SDA <sup>(3)(4)</sup> /SDI <sup>(1)</sup> /ANB2/SEG9	RB2	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB2	TTL/ST	_	Interrupt-on-change input.
	SDA <sup>(3)(4)</sup>	I <sup>2</sup> C	OD	MSSP I <sup>2</sup> C data input/output.
	SDI <sup>(1)</sup>	_	_	MSSP SPI serial data in.
	ANB2	AN	_	ADC Channel input.
	SEG9	AN	_	LCD Analog output.
RB3/IOCB3/ANB3/SEG10	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB3	TTL/ST		Interrupt-on-change input.
	ANB3	AN		ADC Channel input.
	SEG10	AN		LCD Analog output.
RB4/IOCB4/ANB4/SEG11	RB4	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB4	TTL/ST		Interrupt-on-change input.
	ANB4	AN		ADC Channel input.
	SEG11	AN		LCD Analog output.
RB5/IOCB5/ANB5/T1G <sup>(1)</sup> /SEG29	RB5	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB5	TTL/ST		Interrupt-on-change input.
	ANB5	AN		ADC Channel input.
	T1G <sup>(1)</sup>			Timer1 Gate input.
	SEG29	AN		LCD Analog output.
RB6/IOCB6/ANB6/CLCIN2 <sup>(1)</sup> /SEG38/ICSPCLK	RB6	TTL/ST	CMOS/OD	General purpose I/O.
	IOCB6	TTL/ST		Interrupt-on-change input.
	ANB6	AN		ADC Channel input.
	CLCIN2 <sup>(1)</sup>			Configurable Logic Cell source input.
	SEG38	AN		LCD Analog output.
	ICSPCLK	ST		In-Circuit Serial Programming™ and debugging clock input.
RB7/IOCB7/ANB7/CLCIN3 <sup>(1)</sup> /SEG39/	RB7	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT2/ICSPDAT	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ANB7	AN	_	ADC Channel input.
	CLCIN3 <sup>(1)</sup>	_	_	Configurable Logic Cell source input.
	SEG39	AN	_	LCD Analog output.
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	TTL/ST	_	In-Circuit Serial Programming™ and debugging data input/output.

Legend: AN = Analog input or output TTL = TTL compatible input CMOS = CMOS compatible input or output

OD = Open-Drain

ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

XTAL = Crystal levels HV = High Voltage

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal. Note 1:

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

TABLE 1-2: PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC0/IOCC0/T1CKI(1)/SOSCO	RC0	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC0	TTL/ST	_	Interrupt-on-change input.
	T1CKI <sup>(1)</sup>	_	_	Timer1 clock input.
	SOSCO	_	AN	32.768 kHz secondary oscillator crystal driver output.
RC1/IOCC1/SOSCI	RC1	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC1	TTL/ST		Interrupt-on-change input.
	SOSCI	_		32.768 kHz secondary oscillator crystal driver input.
RC2/IOCC2/SEG13/CWG1IN <sup>(1)</sup>	RC2	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC2	TTL/ST		Interrupt-on-change input.
	SEG13	AN		LCD Analog output.
	CWG1IN <sup>(1)</sup>	TTL/ST	_	Complementary Waveform Generator 1 input.
RC3/IOCC3/SCL <sup>(3)(4)</sup> /SCK <sup>(1)</sup> /SEG17	RC3	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC3	TTL/ST	_	Interrupt-on-change input.
	SCL <sup>(3)(4)</sup>	I <sup>2</sup> C	OD	MSSP I <sup>2</sup> C clock input/output.
	SCK <sup>(1)</sup>	_	_	MSSP SPI clock input/output
	SEG17	AN	_	LCD Analog output.
RC4/IOCC4/SDA <sup>(3)(4)</sup> /SDI <sup>(1)</sup> /SEG16	RC4	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC4	TTL/ST	_	Interrupt-on-change input.
	SDA <sup>(3)(4)</sup>	_	_	MSSP I <sup>2</sup> C data input/output.
	SDI <sup>(1)</sup>	I <sup>2</sup> C	OD	MSSP SPI serial data in.
	SEG16	AN	_	LCD Analog output.
RC5/IOCC5/SEG12	RC5	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC5	TTL/ST		Interrupt-on-change input.
	SEG12	AN		LCD Analog output.
RC6/IOCC6/CK1 <sup>(3)</sup> /TX1 <sup>(1)</sup> /SEG27	RC6	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC6	TTL/ST		Interrupt-on-change input.
	CK1 <sup>(3)</sup>	_		EUSART synchronous clock out.
	TX1 <sup>(1)</sup>	_		EUSART asynchronous TX data out.
	SEG27	AN		LCD Analog output.
RC7/IOCC7/DT1 <sup>(3)</sup> /RX1 <sup>(1)</sup> /SEG28	RC7	TTL/ST	CMOS/OD	General purpose I/O.
	IOCC7	TTL/ST		Interrupt-on-change input.
	DT1 <sup>(3)</sup>	_		EUSART synchronous data output.
	RX1 <sup>(1)</sup>	_	-	EUSART receive input.
	SEG28	AN		LCD Analog output.
RD0/AND0/SEG0	RD0	TTL/ST	CMOS/OD	General purpose I/O.
	AND0	AN	1	ADC Channel input.
	SEG0	AN		LCD Analog output.
RD1/AND1/SEG1	RD1	TTL/ST	CMOS/OD	General purpose I/O.
	AND1	AN		ADC Channel input.
			4	<u> </u>

Legend: AN = Analog input or output TTL = TTL compatible input' HV = High Voltage CMOS = CMOS compatible input or output OD = Open-Drain

ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

- 2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- 4: These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

RD2/AND2/SEG2	Name	Function	Input Type	Output Type	Description
RD3/AND3/SEG3	RD2/AND2/SEG2	RD2	TTL/ST	CMOS/OD	General purpose I/O.
RD3/AND3/SEG3		AND2	AN		ADC Channel input.
AND3		SEG2	AN		LCD Analog output.
RD4/AND4/SEG4	RD3/AND3/SEG3	RD3	TTL/ST	CMOS/OD	General purpose I/O.
RD4		AND3	AN		ADC Channel input.
AND4		SEG3	AN		LCD Analog output.
SEG4	RD4/AND4/SEG4	RD4	TTL/ST	CMOS/OD	General purpose I/O.
RD5/AND5/SEG5		AND4	AN		ADC Channel input.
AND5		SEG4	AN		LCD Analog output.
SEG5   AN	RD5/AND5/SEG5	RD5	TTL/ST	CMOS/OD	General purpose I/O.
RD6/AND6/SEG6		AND5	AN		ADC Channel input.
AND6		SEG5	AN		LCD Analog output.
SEG6	RD6/AND6/SEG6	RD6	TTL/ST	CMOS/OD	General purpose I/O.
RD7/AND7/SEG7		AND6	AN		ADC Channel input.
AND7   AN   SEG7   AN   ANC   ADC Channel input.		SEG6	AN		LCD Analog output.
SEG7   AN	RD7/AND7/SEG7	RD7	TTL/ST	CMOS/OD	General purpose I/O.
RE0/ANE0/VLCD1		AND7	AN		ADC Channel input.
ANE0		SEG7	AN		LCD Analog output.
VLCD1	RE0/ANE0/VLCD1	RE0	TTL/ST	CMOS/OD	General purpose I/O.
RE1/ANE1/VLCD2		ANE0	AN		ADC Channel input.
ANE1		VLCD1	AN		LCD analog input.
VLCD2	RE1/ANE1/VLCD2	RE1	TTL/ST	CMOS/OD	General purpose I/O.
RE3/IOCE3/ANE3/COM0		ANE1	AN		ADC Channel input.
IOCE3		VLCD2	AN		LCD analog input.
ANE3	RE3/IOCE3/ANE3/COM0	RE3	TTL/ST	CMOS/OD	General purpose I/O.
COM0 AN LCD Driver Common Outputs.  RE4/IOCE4/ANE4/T4IN <sup>(1)</sup> /CCP2 <sup>(1)</sup> /COM1  RE4 TTL/ST CMOS/OD General purpose I/O.  Interrupt-on-change input.  ADC Channel input.  Timer4 external input.  CCP2 <sup>(1)</sup> —  COM1 AN CCP Capture Input.  RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2  RE5 TTL/ST CMOS/OD General purpose I/O.  IOCE5 TTL/ST CMOS/OD General purpose I/O.  Interrupt-on-change input.  CCP Capture Input.  CMOS/OD General purpose I/O.  Interrupt-on-change input.  ADC Channel input.  CCP Capture Input.  CCP Capture Input.		IOCE3	TTL/ST		Interrupt-on-change input.
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ANE3	AN		ADC Channel input.
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		COM0	AN		LCD Driver Common Outputs.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RE4/IOCE4/ANE4/T4IN <sup>(1)</sup> /CCP2 <sup>(1)</sup> /COM1	RE4	TTL/ST	CMOS/OD	General purpose I/O.
T4IN <sup>(1)</sup> — Timer4 external input.  CCP Capture Input.  CCP Capture Input.  CCP Capture Input.  LCD Driver Common Outputs.  RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2  RE5 TTL/ST CMOS/OD General purpose I/O.  IOCE5 TTL/ST Interrupt-on-change input.  ANE5 AN ADC Channel input.  CCP Capture Input.		IOCE4	TTL/ST		Interrupt-on-change input.
CCP2 <sup>(1)</sup> — CCP Capture Input.  RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2  RE5 TTL/ST CMOS/OD General purpose I/O.  IOCE5 TTL/ST Interrupt-on-change input.  ANE5 AN ADC Channel input.  CCP Capture Input.  CCP Capture Input.		ANE4	AN		ADC Channel input.
RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2  RE5 TTL/ST CMOS/OD General purpose I/O.  IOCE5 TTL/ST Interrupt-on-change input.  ANE5 AN  CCP1 <sup>(1)</sup> —  CCP Capture Input.		T4IN <sup>(1)</sup>	_		Timer4 external input.
RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2  RE5 TTL/ST CMOS/OD General purpose I/O.  Interrupt-on-change input.  ANE5 AN  CCP1 <sup>(1)</sup> —  CCP Capture Input.		CCP2 <sup>(1)</sup>	_		CCP Capture Input.
IOCE5 TTL/ST Interrupt-on-change input.  ANE5 AN ADC Channel input.  CCP1 <sup>(1)</sup> — CCP Capture Input.		COM1	AN		LCD Driver Common Outputs.
ANE5 AN ADC Channel input.  CCP1 <sup>(1)</sup> — CCP Capture Input.	RE5/IOCE5/ANE5/CCP1 <sup>(1)</sup> /COM2	RE5	TTL/ST	CMOS/OD	General purpose I/O.
CCP1 <sup>(1)</sup> — CCP Capture Input.		IOCE5	TTL/ST	1	Interrupt-on-change input.
		ANE5	AN	1	ADC Channel input.
COM2 AN LCD Driver Common Outputs		CCP1 <sup>(1)</sup>	_	1	CCP Capture Input.
I COME I AN I LED DING COMMON DULDUS.		COM2	AN	1	LCD Driver Common Outputs.

Legend:

AN = Analog input or output TTL = TTL compatible input

CIMIOS = CIMIOS compatible input or output CIMIOS = CHV = High Voltage

Note This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.
- These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RE6/IOCE6/ANE6/SMTWIN1 <sup>(1)</sup> /COM3	RE6	TTL/ST	CMOS/OD	General purpose I/O.
	IOCE6	TTL/ST		Interrupt-on-change input.
	ANE6	AN		ADC Channel input.
	SMTWIN1 <sup>(1)</sup>	_		SMT window input.
	COM3	AN		LCD Driver Common Outputs.
RE7/IOCE7/ANE7/SMTSIG1 <sup>(1)</sup> /SEG31	RE7	TTL/ST	CMOS/OD	General purpose I/O.
	IOCE7	TTL/ST		Interrupt-on-change input.
	ANE7	AN		ADC Channel input.
	SMTSIG1 <sup>(1)</sup>	_		SMT signal input.
	SEG31	AN		LCD Analog output.
RF0/C2IN0-/C1IN0-/ANF0/SEG41	RF0	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN0-	AN		Comparator negative input.
	C1IN0-	AN		Comparator negative input.
	ANF0	AN		ADC Channel input.
	SEG41	AN		LCD Analog output.
RF1/ANF1/SEG19	RF1	TTL/ST	CMOS/OD	General purpose I/O.
	ANF1	AN		ADC Channel input.
	SEG19	AN		LCD Analog output.
RF2/ANF2/SEG20	RF2	TTL/ST	CMOS/OD	General purpose I/O.
	ANF2	AN		ADC Channel input.
	SEG20	AN		LCD Analog output.
RF3/C2IN2-/C1IN2-/ANF3/SEG21	RF3	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN2-	AN		Comparator negative input.
	C1IN2-	AN		Comparator negative input.
	ANF3	AN		ADC Channel input.
	SEG21	AN		LCD Analog output.
RF4/C2IN0+/ANF4/SEG22	RF4	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN0+	AN		Comparator positive input.
	ANF4	AN		ADC Channel input.
	SEG22	AN		LCD Analog output.
RF5/C2IN1-/C1IN1-/ANF5/SEG23/DAC1OUT1	RF5	TTL/ST	CMOS/OD	General purpose I/O.
	C2IN1-	AN		Comparator negative input.
	C1IN1-	AN		Comparator negative input.
	ANF5	AN		ADC Channel input.
	SEG23	AN		LCD Analog output.
	DAC1OUT1	_	AN	Digital-to-Analog Converter output.
RF6/C1IN0+/ANF6/SEG24	RF6	TTL/ST	CMOS/OD	General purpose I/O.
	C1IN0+	AN		Comparator positive input.
	ANF6	AN		ADC Channel input.
	SEG24	AN		LCD Analog output.

Legend:

AN = Analog input or output TTL = TTL compatible input HV = High Voltage

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

OD = Open-Drain

XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RF7/HIDF7/C2IN3-/C1IN3-/ANF7/SS <sup>(1)</sup> /SEG25	RF7	TTL/ST	CMOS/OD	General purpose I/O.
	HIDF7	TTL/ST		High current output.
	C2IN3-	AN		Comparator negative input.
	C1IN3-	AN		Comparator negative input.
	ANF7	AN		ADC Channel input.
	SS <sup>(1)</sup>	_		MSSP SPI slave select input.
	SEG25	AN		LCD Analog output.
RG0/ANG0/SEG42	RG0	TTL/ST	CMOS/OD	General purpose I/O.
	ANG0	AN		ADC Channel input.
	SEG42	AN		LCD Analog output.
RG1/ANG1/CK2 <sup>(3)</sup> /TX2 <sup>(1)</sup> /SEG43	RG1	TTL/ST	CMOS/OD	General purpose I/O.
	ANG1	AN		ADC Channel input.
	CK2 <sup>(3)</sup>	_		EUSART synchronous clock out.
	TX2 <sup>(1)</sup>	_		EUSART asynchronous TX data out.
	SEG43	AN		LCD Analog output.
RG2/ANG2/DK2 <sup>(3)</sup> /RX2 <sup>(1)/</sup> SEG44	RG2	TTL/ST	CMOS/OD	General purpose I/O.
	ANG2	AN		ADC Channel input.
	DK2 <sup>(3)</sup>	_		EUSART synchronous data output.
	RX2 <sup>(1)</sup>	_		EUSART receive input.
	SEG44	AN		LCD Analog output.
RG3/ANG3/SEG45	RG3	TTL/ST	CMOS/OD	General purpose I/O.
	ANG3	AN		ADC Channel input.
	SEG45	AN		LCD Analog output.
RG4/ANG4/SEG26	RG4	TTL/ST	CMOS/OD	General purpose I/O.
	ANG4	AN		ADC Channel input.
	SEG26	AN		LCD Analog output.
RG5/IOCG5/MCLR/VPP	RG5	TTL/ST	CMOS/OD	General purpose I/O.
	IOCG5	TTL/ST		Interrupt-on-change input.
	MCLR	ST		Master clear input with internal weak pull up resistor.
	VPP	_	_	ICSP™ High-Voltage Programming mode entry input.
RG6/ANG6/COM6	RG6	TTL/ST	CMOS/OD	General purpose I/O.
	ANG6	AN		ADC Channel input.
	COM6	AN		LCD Driver Common Outputs.
RG7/ANG7/COM7/SEG15	RG7	TTL/ST	CMOS/OD	General purpose I/O.
	ANG7	AN		ADC Channel input.
	COM7	AN		LCD Driver Common Outputs.
	SEG15	AN		LCD Analog output.
RH0/COM4	RH0	TTL/ST	CMOS/OD	General purpose I/O.
	COM4	AN		LCD Driver Common Outputs.
RH1/COM5/ADCACT <sup>(1)</sup>	RH1	TTL/ST	CMOS/OD	General purpose I/O.
	COM5	AN		LCD Driver Common Outputs.
	ADCACT <sup>(1)</sup>	TTL/ST	_	ADC Auto-Conversion Trigger input.

Legend:

AN = Analog input or output TTL = TTL compatible input HV = High Voltage

CMOS = CMOS compatible input or output

OD = Open-Drain

ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx Note 1: pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin 2: options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- These pins are configured for  $l^2C$  logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

TABLE 1-2: PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

` ,	<u>.</u>		. `	
Name	Function	Input Type	Output Type	Description
RH2/SEG32/CFLY1	RH2	TTL/ST	CMOS/OD	General purpose I/O.
	SEG32	AN		LCD Analog output.
	CFLY1	AN		LCD Drive Charge Pump Capacitor Inputs.
RH3/SEG40/CFLY2	RH3	TTL/ST	CMOS/OD	General purpose I/O.
	SEG40	AN		LCD Analog output.
	CFLY2	AN		LCD Drive Charge Pump Capacitor Inputs.
VLCD3	VLCD3	AN	_	LCD analog input.
VDD	V <sub>DD</sub>	Power	Р	Positive supply voltage input.
Vss	V <sub>DD</sub>	Power	Р	Ground reference.

Legend: AN = Analog input or output TTL = TTL compatible input or ST = Schmitt Trigger input with CMOS levels TAL = Crystal levels

CMOS = CMOS compatible input or output OD = Open-Drain ST = Schmitt Trigger input with CMOS levels I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>C XTAL = Crystal levels

- Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal.
  - 2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
  - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
  - 4: These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

**TABLE 1-2:** PIC16(L)F19195/6/7 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
	C1OUT		CMOS/OD	Comparator 1 output.
	C2OUT	_	CMOS/OD	Comparator 2 output.
	SDO1	ı	CMOS/OD	MSSP1 SPI serial data output.
	SCK1	ı	CMOS/OD	MSSP1 SPI serial clock output.
	ADGRDA	l	CMOS/OD	ADC Guard Ring A output.
	ADGRDB	ı	CMOS/OD	ADC Guard Ring B output.
	TX1	-	CMOS/OD	EUSART1 Asynchronous mode transmitter data output.
	CK1 <sup>(3)</sup>	_	CMOS/OD	EUSART1 Synchronous mode clock output.
	TX2	_	CMOS/OD	EUSART2 Asynchronous mode transmitter data output.
	CK2 <sup>(3)</sup>	_	CMOS/OD	EUSART2 Synchronous mode clock output.
	DT <sup>(3)</sup>	_	CMOS/OD	EUSART Synchronous mode data output.
OUT <sup>(2)</sup>	TMR0	-	CMOS/OD	Timer0 output.
	CCP1	_	CMOS/OD	CCP2 output (compare/PWM functions).
	CCP2		CMOS/OD	CCP2 output (compare/PWM functions).
	PWM3OUT	l	CMOS/OD	PWM3 output.
	PWM4OUT		CMOS/OD	PWM4 output.
	CWG1A	ı	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	l	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	l	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	ı	CMOS/OD	Complementary Waveform Generator 1 output D.
	CLC1OUT		CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	ı	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	_	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	ı	CMOS/OD	Configurable Logic Cell 4 output.
	RTCC	_	CMOS/OD	RTCC Second Clock output.

AN = Analog input or output Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

OD = Open-Drain

HV = High Voltage XTAL = Crystal levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 14-2 for details on which PORT pins may be used for this signal. Note 1:

- All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 14-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.
- These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

# 2.0 GUIDELINES FOR GETTING STARTED WITH PIC16(L)F19195/6/7 MICROCONTROLLERS

# 2.1 Basic Connection Requirements

Getting started with the PIC16(L)F19195/6/7 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and VSS pins (see Section 2.2 "Power Supply Pins")
- MCLR pin (when configured for external operation)
   (see Section 2.3 "Master Clear (MCLR) Pin")

(See Section 2.3 "Master Clear (MCLR) Pin

These pins must also be connected if they are being used in the end application:


- ICSPCLK/ICSPDAT pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.4 "ICSP<sup>™</sup> Pins")
- OSC1, OSC2, SOSCO and SOSCI pins when an external oscillator source is used (see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

VREF+ pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in Figure 2-1.

# FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1: 10 nF, 16V ceramic C2: 0.1 µF, 16V ceramic

R1:  $10 \text{ k}\Omega$ R2:  $100\Omega$  to  $470\Omega$ 

Note1: Only when MCLRE configuration bit is 1 and the MCLR pin does not have a weak pull-up.

# 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins (VDD and Vss) is required. All VDD and Vss pins must be connected. None can be left floating.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 µF (100 nF), 10-25V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The
  decoupling capacitors should be placed as close
  to the pins as possible. It is recommended to
  place the capacitors on the same side of the
  board as the device. If space is constricted, the
  capacitor can be placed on another layer on the
  PCB using a via; however, ensure that the trace
  length from the pin to the capacitor is no greater
  than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μF in parallel with 0.001 μF).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

## 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ .

# 2.3 Master Clear (MCLR) Pin

The MCLR pin provides three specific device functions:

- Device Reset (when MCLRE = 1)
- Digital input pin (when MCLRE = 0)
- Device Programming and Debugging

If programming and debugging are not required in the end application then either set the MCLRE Configuration bit to '1' and use the pin as a digital input or clear the MCLRE Configuration bit and leave the pin open to use the internal weak pull-up. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, the programmer  $\overline{\text{MCLR/VPP}}$  output should be connected directly to the pin so that R1 isolates the capacitor, C1 from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Any components associated with the  $\overline{MCLR}$  pin should be placed within 0.25 inch (6 mm) of the pin.

## 2.4 ICSP™ Pins

The ICSPCLK and ICSPDAT pins are used for In-Circuit Serial Programming  $^{\text{TM}}$  (ICSP $^{\text{TM}}$ ) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed  $100\Omega$ .

Pull-up resistors, series diodes and capacitors on the ICSPCLK and ICSPDAT pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be isolated from the programmer by resistors between the application and the device pins or removed from the circuit during programming. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., ICSPCLK/ICSPDAT pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to Section 41.0 "Development Support".

## 2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-2. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).


For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate website (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849, "Basic PICmicro® Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- · AN949, "Making Your Oscillator Work"

### 2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output logic low.

FIGURE 2-2: SUGGESTED
PLACEMENT OF THE
OSCILLATOR CIRCUIT



# 3.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 48 instructions. Interrupt capability includes automatic context saving.

The hardware stack is 16-levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative Addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

FIGURE 3-1: CORE DATA PATH DIAGRAM

