imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PIC16F610/16HV610 PIC16F616/16HV616 Data Sheet

14-Pin, Flash-Based 8-Bit

CMOS Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.


All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and water fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



14-Pin Flash-Based, 8-Bit CMOS Microcontrollers

High-Performance RISC CPU:

- · Only 35 Instructions to Learn:
 - All single-cycle instructions except branches
- Operating Speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- Interrupt Capability
- 8-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features:

- Precision Internal Oscillator:
- Factory calibrated to ±1%, typical
- User selectable frequency: 4 MHz or 8 MHz
- Power-Saving Sleep mode
- · Voltage Range:
 - PIC16F610/616: 2.0V to 5.5V
 - PIC16HV610/616: 2.0V to user defined maximum (see note)
- · Industrial and Extended Temperature Range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Watchdog Timer (WDT) with Independent Oscillator for Reliable Operation
- Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- High Endurance Flash:
 - 100,000 write Flash endurance
 - Flash retention: > 40 years

Low-Power Features:

· Standby Current:

Note:

- 50 nA @ 2.0V, typical
- Operating Current:
 - 20 μA @ 32 kHz, 2.0V, typical
 - 220 μA @ 4 MHz, 2.0V, typical

cannot exceed 5V.

Voltage across internal shunt regulator

- Watchdog Timer Current:
 - 1 μA @ 2.0V, typical

Peripheral Features:

- Shunt Voltage Regulator (PIC16HV610/616 only):
 - 5 volt regulation
 - 4 mA to 50 mA shunt range
- 11 I/O Pins and 1 Input Only
 - High current source/sink for direct LED drive
 - Interrupt-on-Change pins
 - Individually programmable weak pull-ups
- · Analog Comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - Fixed Voltage Reference
 - Comparator inputs and outputs externally accessible
 - SR Latch
 - Built-In Hysteresis (user selectable)
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Timer1 Gate (count enable)
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
 - Timer1 oscillator
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins

PIC16F616/16HV616 only:

- · A/D Converter:
 - 10-bit resolution
 - 8 external input channels
 - 2 internal reference channels
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Enhanced Capture, Compare, PWM module:
 - 16-bit Capture, max. resolution 12.5 ns
 - 16-bit Compare, max. resolution 200 ns
 - 10-bit PWM with 1, 2 or 4 output channels, programmable "dead time", max. frequency 20 kHz

	Program Memory	Data Memory		10-bit A/D		Timers		
Device	Flash (words)	SRAM (bytes)	I/O	(ch)	Comparators	8/16-bit	Voltage Range	
PIC16F610	1024	64	11	—	2	1/1	2.0-5.5V	
PIC16HV610	1024	64	11	—	2	1/1	2.0-user defined	
PIC16F616	2048	128	11	8	2	2/1	2.0-5.5V	
PIC16HV616	2048	128	11	8	2	2/1	2.0-user defined	

PIC16F610/16HV610 14-Pin Diagram (PDIP, SOIC, TSSOP)




TABLE 1: PIC16F610/16HV610 14-PIN SUMMARY

I/O	Pin	Comparators	Timer	Interrupts	Pull-ups	Basic
RA0	13	C1IN+	_	IOC	Y	ICSPDAT
RA1	12	C12IN0-	_	IOC	Y	ICSPCLK
RA2	11	C1OUT	T0CKI	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_	_	IOC	Y ⁽²⁾	MCLR/Vpp
RA4	3	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	2	—	T1CKI	IOC	Y	OSC1/CLKIN
RC0	10	C2IN+	_	—	—	—
RC1	9	C12IN1-		—	_	—
RC2	8	C12IN2-		_		_
RC3	7	C12IN3-		_	_	_
RC4	6	C2OUT	-	—	_	—
RC5	5		_			
	1					Vdd
	14				_	Vss

Note 1: Input only.

PIC16F616/16HV616 14-Pin Diagram (PDIP, SOIC, TSSOP)




TABLE 2: PIC16F616/16HV616 14-PIN SUMMARY

I/O	Pin	Analog	Comparators	Timer	CCP	Interrupts	Pull-ups	Basic
RA0	13	AN0	C1IN+		—	IOC	Y	ICSPDAT
RA1	12	AN1/VREF	C12IN0-	—	—	IOC	Y	ICSPCLK
RA2	11	AN2	C1OUT	T0CKI	—	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_	—	_	_	IOC	Y(2)	MCLR/VPP
RA4	3	AN3	—	T1G	—	IOC	Y	OSC2/CLKOUT
RA5	2		—	T1CKI	—	IOC	Y	OSC1/CLKIN
RC0	10	AN4	C2IN+		—	—	—	—
RC1	9	AN5	C12IN1-	_	—	—	—	—
RC2	8	AN6	C12IN2-	_	P1D	—	—	—
RC3	7	AN7	C12IN3-		P1C	—	—	—
RC4	6	_	C2OUT	_	P1B	—	—	—
RC5	5	_	—	_	CCP1/P1A	_	—	—
_	1	—	—		—	—	—	Vdd
	14	_	—		_	_	—	Vss

Note 1: Input only.

PIC16F610/16HV610 16-Pin Diagram (QFN)




TABLE 3:	PIC16F610/16HV610	16-PIN SUMMARY

I/O	Pin	Comparators	Timers	Interrupts	Pull-ups	Basic
RA0	12	C1IN+	_	IOC	Y	ICSPDAT
RA1	11	C12IN0-	_	IOC	Y	ICSPCLK
RA2	10	C1OUT	T0CKI	INT/IOC	Y	—
RA3 ⁽¹⁾	3	_	_	IOC	Y(2)	MCLR/Vpp
RA4	2	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	1	_	T1CKI	IOC	Y	OSC1/CLKIN
RC0	9	C2IN+	_	_	—	—
RC1	8	C12IN1-		—	—	—
RC2	7	C12IN2-	_	—	—	—
RC3	6	C12IN3-	_	_	—	—
RC4	5	C2OUT	_	—	—	—
RC5	4	_	_	_		—
	16		_			Vdd
_	13		_			Vss

Note 1: Input only.

PIC16F616/16HV616 16-Pin Diagram (QFN)




TABLE 4:	PIC16F616/16HV616 16-PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	ССР	Interrupts	Pull-ups	Basic
RA0	12	AN0	C1IN+	_	_	IOC	Y	ICSPDAT
RA1	11	AN1/VREF	C12IN0-		_	IOC	Y	ICSPCLK
RA2	10	AN2	C1OUT	T0CKI		INT/IOC	Y	—
RA3 ⁽¹⁾	З		—	_	_	IOC	Y(2)	MCLR/VPP
RA4	2	AN3	—	T1G		IOC	Y	OSC2/CLKOUT
RA5	1		—	T1CKI	_	IOC	Y	OSC1/CLKIN
RC0	9	AN4	C2IN+	—	—	—	—	—
RC1	8	AN5	C12IN1-			—	—	—
RC2	7	AN6	C12IN2-	—	P1D	—	—	—
RC3	6	AN7	C12IN3-	—	P1C	—	—	—
RC4	5	—	C2OUT	_	P1B	—	—	—
RC5	4	_	—		CCP1/P1A	—	—	—
	16		—		_	_	_	Vdd
	13	_		_	_	—	—	Vss

Note 1: Input only.

Table of Contents

1.0	Device Overview	9
2.0	Memory Organization	13
3.0	Oscillator Module	
4.0	I/O Ports	33
5.0	Timer0 Module	
6.0	Timer1 Module with Gate Control	49
7.0	Timer2 Module (PIC16F616/16HV616 only)	55
8.0	Comparator Module	
9.0	Analog-to-Digital Converter (ADC) Module (PIC16F616/16HV616 only)	73
10.0	Enhanced Capture/Compare/PWM (With Auto-Shutdown and Dead Band) Module (PIC16F616/16HV616 Only)	85
11.0	Voltage Regulator	107
12.0	Special Features of the CPU	109
13.0	Instruction Set Summary	129
14.0	Development Support	139
15.0	Electrical Specifications	143
16.0	DC and AC Characteristics Graphs and Tables	173
17.0	Packaging Information	197
	ndix A:Data Sheet Revision History	
Appe	ndix B: Migrating from other PIC [®] Devices	206
Index		207
The N	/licrochip Web Site	211
Custo	mer Change Notification Service	211
Custo	mer Support	211
Read	er Response	212
Produ	uct Identification System	213
World	lwide Sales and Service	214

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW

The PIC16F610/616/16HV610/616 is covered by this data sheet. It is available in 14-pin PDIP, SOIC, TSSOP and 16-pin QFN packages.


Block Diagrams and pinout descriptions of the devices are as follows:

- PIC16F610/16HV610 (Figure 1-1, Table 1-1)
- PIC16F616/16HV616 (Figure 1-2, Table 1-2)

FIGURE 1-1: PIC16F610/16HV610 BLOCK DIAGRAM







Name	Function	Input Type	Output Type	Description
RA0/C1IN+/ICSPDAT	RA0	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	C1IN+	AN	_	Comparator C1 non-inverting input
	ICSPDAT	ST	CMOS	Serial Programming Data I/O
RA1/C12IN0-/ICSPCLK	RA1	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	C12IN0-	AN	_	Comparators C1 and C2 inverting input
	ICSPCLK	ST	_	Serial Programming Clock
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	TOCKI	ST	_	Timer0 clock input
	INT	ST	_	External Interrupt
	C1OUT	_	CMOS	Comparator C1 output
RA3/MCLR/Vpp	RA3	TTL	_	PORTA input with interrupt-on-change
	MCLR	ST	_	Master Clear w/internal pull-up
	VPP	HV	_	Programming voltage
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	T1G	ST	_	Timer1 gate (count enable)
	OSC2	_	XTAL	Crystal/Resonator
	CLKOUT	_	CMOS	Fosc/4 output
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	T1CKI	ST	—	Timer1 clock input
	OSC1	XTAL	—	Crystal/Resonator
	CLKIN	ST	_	External clock input/RC oscillator connection
RC0/C2IN+	RC0	TTL	CMOS	PORTC I/O
	C2IN+	AN	_	Comparator C2 non-inverting input
RC1/C12IN1-	RC1	TTL	CMOS	PORTC I/O
	C12IN1-	AN	_	Comparators C1 and C2 inverting input
RC2/C12IN2-	RC2	TTL	CMOS	PORTC I/O
	C12IN2-	AN	_	Comparators C1 and C2 inverting input
RC3/C12IN3-	RC3	TTL	CMOS	PORTC I/O
	C12IN3-	AN	_	Comparators C1 and C2 inverting input
RC4/C2OUT	RC4	TTL	CMOS	PORTC I/O
	C2OUT	_	CMOS	Comparator C2 output
RC5	RC5	TTL	CMOS	PORTC I/O
Vdd	VDD	Power	_	Positive supply
Vss	Vss	Power	_	Ground reference

TABLE 1-1:PIC16F610/16HV610 PINOUT DESCRIPTION

Legend:

AN = Analog input or outputCMOS = CMOS compatible input or outputHV = High VoltageST = Schmitt Trigger input with CMOS levelsTTL = TTL compatible inputXTAL = Crystal

TABLE 1-2: PIC16F616/16HV616 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/ICSPDAT	RA0	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	AN0	AN	_	A/D Channel 0 input
	C1IN+	AN	—	Comparator C1 non-inverting input
	ICSPDAT	ST	CMOS	Serial Programming Data I/O
RA1/AN1/C12IN0-/VREF/ICSPCLK	RA1	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	AN1	AN	_	A/D Channel 1 input
	C12IN0-	AN		Comparators C1 and C2 inverting input
	VREF	AN	_	External Voltage Reference for A/D
	ICSPCLK	ST	_	Serial Programming Clock
RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	AN2	AN	_	A/D Channel 2 input
	TOCKI	ST	_	Timer0 clock input
	INT	ST	_	External Interrupt
	C1OUT	_	CMOS	Comparator C1 output
RA3/MCLR/Vpp	RA3	TTL	_	PORTA input with interrupt-on-change
	MCLR	ST	_	Master Clear w/internal pull-up
	VPP	HV		Programming voltage
RA4/AN3/T1G/OSC2/CLKOUT				
RA4/AN3/TIG/USC2/CERUUT	RA4	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change A/D Channel 3 input
	AN3	AN		
	TIG	ST		Timer1 gate (count enable)
	OSC2	—	XTAL	Crystal/Resonator
	CLKOUT		CMOS	Fosc/4 output
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	T1CKI	ST	—	Timer1 clock input
	OSC1	XTAL	—	Crystal/Resonator
	CLKIN	ST	—	External clock input/RC oscillator connection
RC0/AN4/C2IN+	RC0	TTL	CMOS	PORTC I/O
	AN4	AN	—	A/D Channel 4 input
	C2IN+	AN	—	Comparator C2 non-inverting input
RC1/AN5/C12IN1-	RC1	TTL	CMOS	PORTC I/O
	AN5	AN	—	A/D Channel 5 input
	C12IN1-	AN	—	Comparators C1 and C2 inverting input
RC2/AN6/C12IN2-/P1D	RC2	TTL	CMOS	PORTC I/O
	AN6	AN	—	A/D Channel 6 input
	C12IN2-	AN	_	Comparators C1 and C2 inverting input
	P1D	—	CMOS	PWM output
RC3/AN7/C12IN3-/P1C	RC3	TTL	CMOS	PORTC I/O
	AN7	AN	_	A/D Channel 7 input
	C12IN3-	AN		Comparators C1 and C2 inverting input
	P1C	—	CMOS	PWM output
RC4/C2OUT/P1B	RC4	TTL	CMOS	PORTC I/O
	C2OUT	—	CMOS	Comparator C2 output
	P1B	_	CMOS	PWM output
RC5/CCP1/P1A	RC5	TTL	CMOS	PORTC I/O
	CCP1	ST	CMOS	Capture input/Compare output
	P1A	_	CMOS	PWM output
√DD	VDD	Power	_	Positive supply
V D D				

Legend:

AN = Analog input or outputCMOS = CMOS compatible input or outputHV = High VoltageST = Schmitt Trigger input with CMOS levelsTTL = TTL compatible inputXTAL = Crystal


DS41288F-page 12

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization


The PIC16F610/616/16HV610/616 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-3FF) for the PIC16F610/16HV610 and the first 2K x 14 (0000h-07FFh) for the PIC16F616/16HV616 is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F610/16HV610) and 2K x 14 space (PIC16F616/16HV616). The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).







PROGRAM MEMORY MAP AND STACK FOR THE PIC16F616/16HV616



2.2 Data Memory Organization

The data memory (see Figure 2-4) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. PIC16F610/16HV610 Register locations 40h-7Fh in Bank 0 are General Purpose Registers, implemented as static RAM. PIC16F616/16HV616 Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are General Purpose Registers, implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. The RP0 bit of the STATUS register is the bank select bit.

<u>RP0</u>

- $0 \rightarrow \text{Bank 0 is selected}$
- $1 \rightarrow \text{Bank 1 is selected}$

Note:	The IRP and RP1 bits of the STATUS						
register are reserved and should always be							
maintained as '0's.							

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64×8 in the PIC16F610/16HV610 and 128×8 in the PIC16F616/16HV616. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-3: DATA MEMORY MAP OF THE PIC16F610/16HV610

	File		File						
-	Address		Address						
Indirect Addr. ⁽¹⁾	00h	Indirect Addr. ⁽¹⁾	80h						
TMR0	01h	OPTION_REG	81h						
PCL	02h	PCL	82h						
STATUS	03h	STATUS	83h						
FSR	04h	FSR	84h						
PORTA	05h	TRISA	85h						
DODTO	06h	75100	86h						
PORTC	07h	TRISC	87h						
	08h		88h						
	09h		89h						
PCLATH	0Ah	PCLATH	8Ah						
INTCON	0Bh	INTCON	8Bh						
PIR1	0Ch	PIE1	8Ch						
THE	0Dh	Been	8Dh						
TMR1L	0Eh	PCON	8Eh						
TMR1H	0Fh		8Fh						
T1CON	10h	OSCTUNE	90h						
	11h	ANSEL	91h						
	12h		92h						
	13h		93h						
	14h	14/12/14	94h						
	15h	WPUA	95h						
	16h	IOCA	96h						
	17h		97h						
VPOON	18h		98h						
VRCON	19h	SRCON0	99h						
CM1CON0	1Ah	SRCON1	9Ah						
CM2CON0 CM2CON1	1Bh		9Bh						
GWZCONT	1Ch		9Ch						
	1Dh		9Dh						
	1Eh		9Eh						
	1Fh		9Fh A0h						
	20h		7.011						
	3Fh								
	40h								
General									
Purpose									
Registers									
64 Bytes									
	6Fh								
Accesses 70h-7Fh	70h 7Fh	Accesses 70h-7Fh	F0h FFh						
Bank 0		Bank 1							
	Unimplemented data memory locations, read as '0'.								
	/sical regi	-	•						

FIGURE 2-4:

DATA MEMORY MAP OF THE PIC16F616/16HV616

	File Address	ŀ	File Addres
Indirect Addr. ⁽¹⁾	00h	Indirect Addr. ⁽¹⁾	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
	06h		86h
PORTC	07h	TRISC	87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh		8Fh
T1CON	10h	OSCTUNE	90h
TMR2	11h	ANSEL	91h
T2CON	12h	PR2	92h
CCPR1L	13h		93h
CCPR1H	14h		94h
CCP1CON	15h	WPUA	95h
PWM1CON	16h	IOCA	96h
ECCPAS	17h		97h
	18h		98h
VRCON	19h	SRCON0	99h
CM1CON0	1Ah	SRCON1	9Ah
CM2CON0	1Bh		9Bh
CM2CON1	1Ch		9Ch
	1Dh		9Dł
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1	9Fh
	20h	General	A0h
		Purpose	
_		Registers 32 Bytes	BFI
General		JZ Dyles	CO
Purpose Registers			
96 Bytes			
		Accesses 70h-7Fh	F0h
	7Fh	AUCESSES / UII- / FII	FFr
Bank 0		Bank 1	

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 0											
00h	INDF	Addressing	this location	uses conten	ts of FSR to a	address data	memory (no	t a physical r	egister)	XXXX XXXX	24, 116
01h	TMR0	Timer0 Mod	lule's Registe	er						XXXX XXXX	45, 116
02h	PCL	Program Co	punter's (PC)	Least Signif	icant Byte					0000 0000	24, 116
03h	STATUS	IRP ⁽¹⁾	RP1 ⁽¹⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	18, 116
04h	FSR	Indirect Dat	a Memory Ad	ddress Pointe	er					XXXX XXXX	24, 116
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	33, 116
06h	_	Unimpleme	nted							—	—
07h	PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx 00xx	42, 116
08h	_	Unimpleme	nted							—	—
09h	_	Unimpleme	nted							—	
0Ah	PCLATH	_	_	_	Write	Buffer for up	oper 5 bits of	Program Co	unter	0 0000	24, 116
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	20, 116
0Ch	PIR1	_	ADIF ⁽²⁾	CCP1IF ⁽²⁾	C2IF	C1IF	_	TMR2IF ⁽²⁾	TMR1IF	-000 0-00	22, 116
0Dh	—	Unimpleme	Unimplemented							_	_
0Eh	TMR1L	Holding Reg	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							XXXX XXXX	49, 116
0Fh	TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of t	ne 16-bit TMI	R1 Register			XXXX XXXX	49, 116
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	52, 116
11h	TMR2 ⁽²⁾	Timer2 Mod	lule Register							0000 0000	55, 116
12h	T2CON ⁽²⁾	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	56, 116
13h	CCPR1L ⁽²⁾	Capture/Co	mpare/PWM	Register 1 L	ow Byte					XXXX XXXX	86, 116
14h	CCPR1H ⁽²⁾	Capture/Co	mpare/PWM	Register 1 H	ligh Byte					XXXX XXXX	86, 116
15h	CCP1CON ⁽²⁾	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	85, 116
16h	PWM1CON ⁽²⁾	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	85, 116
17h	ECCPAS ⁽²⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	102, 116
18h	—	Unimpleme	nted							_	_
19h	VRCON	C1VREN	C2VREN	VRR	FVREN	VR3	VR2	VR1	VR0	0000 0000	72, 116
1Ah	CM1CON0	C1ON	C1OUT	C1OE	C1POL	_	C1R	C1CH1	C1CH0	0000 -000	62, 116
1Bh	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2R	C2CH1	C2CH0	0000 -000	63, 116
1Ch	CM2CON1	MC1OUT	MC2OUT	_	T1ACS	C1HYS	C2HYS	T1GSS	C2SYNC	00-0 0010	65, 116
1Dh	_	Unimpleme	nted							_	
1Eh	ADRESH ^(2,3)	Most Signifi	cant 8 bits of	the left shift	ed A/D result	or 2 bits of r	ight shifted re	esult		XXXX XXXX	80, 116
1Fh	ADCON0 ⁽²⁾	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	78, 116

TABLE 2-1: PIC16F610/616/16HV610/616 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented IRP and RP1 bits are reserved, always maintain these bits clear. Legend:

Note 1:

2: PIC16F616/16HV616 only.

3: Read-only register.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 1											÷
80h	INDF	Addressing	this location	uses content	s of FSR to	address data	a memory (ne	ot a physical	register)	xxxx xxxx	24, 116
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	19, 116
82h	PCL	•	rogram Counter's (PC) Least Significant Byte								24, 116
83h	STATUS	IRP ⁽¹⁾	RP1 ⁽¹⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	18, 116
84h	FSR	Indirect Dat	a Memory Ad	ddress Pointe	er					XXXX XXXX	24, 116
85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	33, 116
86h		Unimpleme	nted								—
87h	TRISC			TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	42, 116
88h		Unimpleme	nted								—
89h	—	Unimpleme	nted							_	_
8Ah	PCLATH	_	_	_	Write	e Buffer for u	pper 5 bits o	f Program Co	ounter	0 0000	24, 116
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	20, 116
8Ch	PIE1	_	ADIE ⁽³⁾	CCP1IE ⁽³⁾	C2IE	C1IE	_	TMR2IE ⁽³⁾	TMR1IE	-000 0-00	21, 116
8Dh	_	Unimpleme	nted							—	_
8Eh	PCON	_	—	_	—	—	_	POR	BOR	dd	23, 116
8Fh	_	Unimpleme	nted							—	_
90h	OSCTUNE	_	_	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	31, 117
91h	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3 ⁽³⁾	ANS2 ⁽³⁾	ANS1	ANS0	1111 1111	34, 117
92h	PR2 ⁽³⁾	Timer2 Mod	lule Period R	egister						1111 1111	55, 117
93h	_	Unimpleme	nted							—	_
94h	_	Unimpleme	nted							—	_
95h	WPUA	_	_	WPUA5	WPUA4	_	WPUA2	WPUA1	WPUA0	11 -111	35, 117
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	35, 117
97h	_	Unimpleme	nted							—	_
98h	_	Unimpleme	nted							—	_
99h	SRCON0	SR1	SR0	C1SEN	C2REN	PULSS	PULSR	_	SRCLKEN	0000 00-0	69, 117
9Ah	SRCON1	SRCS1	SRCS0	_	_		_	_	-	00	69, 117
9Bh	_	Unimpleme	nted							—	—
9Ch	_	Unimpleme	nted							-	_
9Dh	_	Unimpleme	nted							_	_
9Eh	ADRESL ^(3,4)	Least Signif	icant 2 bits o	f the left shift	ed result or	8 bits of the	right shifted i	result		xxxx xxxx	80, 117
9Fh	ADCON1 ⁽³⁾	_	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	79, 117

TABLE 2-2: PIC16F610/616/16HV610/616 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

 – = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented IRP and RP1 bits are reserved, always maintain these bits clear.
 RA3 pull-up is enabled when MCLRE is '1' in the Configuration Word register. Legend:

1: 2: Note

PIC16F616/16HV616 only. 3:

4: Read-only Register.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the Reset status
- · the bank select bits for data memory (RAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the Section 13.0 "Instruction Set Summary".

- Note 1: Bits IRP and RP1 of the STATUS register are not used by the PIC16F610/616/16HV610/616 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7				· · · · ·		•	bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemente	ed bit, read as	'0'	
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkno	wn
bit 7	IRP: This bit is	reserved and sho	uld be mainta	ained as '0'			
bit 6	RP1: This bit is	s reserved and sho	ould be maint	tained as '0'			
bit 5	RP0: Register	Bank Select bit (us	sed for direct	addressing)			
	1 = Bank 1 (80 0 = Bank 0 (00	h – FFh)		0,			
bit 4	TO: Time-out b	bit					
	1 = After powe 0 = A WDT tim	r-up, CLRWDT instr e-out occurred	ruction or SLI	EEP instruction			
bit 3	PD: Power-dov	vn bit					
		r-up or by the CLR on of the SLEEP in		on			
bit 2	Z: Zero bit						
		of an arithmetic or of an arithmetic or					
bit 1	DC: Digit Carry	//Borrow bit (ADDW	F, ADDLW, SU	JBLW, SUBWF instruct	ions), For Bor	row, the polarity is	s reversed.
		from the 4th low-					
	,	ut from the 4th low $\overline{}$, ,		
bit 0	-			W, SUBWF instruction	ons)		
				f the result occurred of the result occurred	I		
-			0				
Note 1: For I				s executed by adding			

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RA2/INT interrupt
- Timer0
- Weak pull-ups on PORTA

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit to '1' of the OPTION register. See Section 5.1.3 "Software Programmable Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	RAPU: PORTA Pull 1 = PORTA pull-ups	are disabled		
bit 6	0 = PORTA pull-ups INTEDG: Interrupt E			PORT latch values
	1 = Interrupt on risir 0 = Interrupt on falli	ng edge of RA	2/INT pin	
bit 5	TOCS: Timer0 Clock		ct bit	
	1 = Transition on R/0 = Internal instruction	•	(Fosc/4)	
bit 4	TOSE: Timer0 Source	ce Edge Seleo	ct bit	
	1 = Increment on hig 0 = Increment on log	•		•
bit 3	PSA: Prescaler Ass	ignment bit		
	1 = Prescaler is ass 0 = Prescaler is ass	0		le
bit 2-0	PS<2:0>: Prescaler	Rate Select b	oits	
	BIT VALUE	TIMER0 RATE	WDT RATE	
	000	1:2	1:1	

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GIE | PEIE | T0IE | INTE | RAIE | T0IF | INTF | RAIF |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TOIE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: RA2/INT External Interrupt Enable bit 1 = Enables the RA2/INT external interrupt 0 = Disables the RA2/INT external interrupt
bit 3	RAIE: PORTA Change Interrupt Enable bit ⁽¹⁾ 1 = Enables the PORTA change interrupt 0 = Disables the PORTA change interrupt
bit 2	TOIF: Timer0 Overflow Interrupt Flag bit ⁽²⁾ 1 = Timer0 register has overflowed (must be cleared in software) 0 = Timer0 register did not overflow
bit 1	INTF: RA2/INT External Interrupt Flag bit 1 = The RA2/INT external interrupt occurred (must be cleared in software) 0 = The RA2/INT external interrupt did not occur
bit 0	RAIF: PORTA Change Interrupt Flag bit 1 = When at least one of the PORTA <5:0> pins changed state (must be cleared in software) 0 = None of the PORTA <5:0> pins have changed state

Note 1: IOCA register must also be enabled.

2: T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before clearing T0IF bit.

2.2.2.4 PIE1 Register

The PIE1 register contains the peripheral interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
—	ADIE ⁽¹⁾	CCP1IE ⁽¹⁾	C2IE	C1IE	—	TMR2IE ⁽¹⁾	TMR1IE
bit 7							bit 0

Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	Unimple	mented: Read as '0'							
bit 6	•	DIE: A/D Converter (ADC) Interrupt Enable bit ⁽¹⁾							
	1 = Enat	bles the ADC interrupt bles the ADC interrupt							
bit 5	CCP1IE	CCP1IE: CCP1 Interrupt Enable bit ⁽¹⁾							
		1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt							
bit 4	C2IE: Co	C2IE: Comparator C2 Interrupt Enable bit							
		 1 = Enables the Comparator C2 interrupt 0 = Disables the Comparator C2 interrupt 							
bit 3	C1IE: Co	C1IE: Comparator C1 Interrupt Enable bit							
		bles the Comparator C1 inter bles the Comparator C1 inter	•						
bit 2	Unimple	Unimplemented: Read as '0'							
bit 1	1 = Enat	TMR2IE: Timer2 to PR2 Match Interrupt Enable bit ⁽¹⁾ 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt							
bit 0	TMR1IE: Timer1 Overflow Interrupt Enable bit								
	1 = Enat	bles the Timer1 overflow inter bles the Timer1 overflow inter	rupt						
Note 1:	1: PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as '0'.								

Note 1: PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as '0'.

2.2.2.5 PIR1 Register

The PIR1 register contains the peripheral interrupt flag bits, as shown in Register 2-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
—	ADIF ⁽¹⁾	CCP1IF ⁽¹⁾	C2IF	C1IF	—	TMR2IF ⁽¹⁾	TMR1IF
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Interrupt Flag bit ⁽¹⁾
	1 = A/D conversion complete
	0 = A/D conversion has not completed or has not been started
bit 5	CCP1IF: CCP1 Interrupt Flag bit ⁽¹⁾
	Capture mode:
	 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	Compare mode:
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode</u> :
	Unused in this mode
bit 4	C2IF: Comparator C2 Interrupt Flag bit
	 1 = Comparator C2 output has changed (must be cleared in software) 0 = Comparator C2 output has not changed
bit 3	C1IF: Comparator C1 Interrupt Flag bit
	1 = Comparator C1 output has changed (must be cleared in software)
	0 = Comparator C1 output has not changed
bit 2	Unimplemented: Read as '0'
bit 1	TMR2IF: Timer2 to PR2 Match Interrupt Flag bit ⁽¹⁾
	1 = Timer2 to PR2 match occurred (must be cleared in software)0 = Timer2 to PR2 match has not occurred
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Timer1 register overflowed (must be cleared in software)
	0 = Timer1 has not overflowed
Noto 1:	PIC16E616/16HV616 only PIC16E610/16HV610 unimplemented read as '0'

Note 1: PIC16F616/16HV616 only. PIC16F610/16HV610 unimplemented, read as '0'.

2.2.2.6 PCON Register

The Power Control (PCON) register (see Table 12-2) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The $\underline{\text{PCON}}$ register also controls the software enable of the $\overline{\text{BOR}}.$

The PCON register bits are shown in Register 2-6.

REGISTER 2-6: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 ⁽¹⁾
—	—	—	—	—	—	POR	BOR
bit 7 bit 0							

Legend:						
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7-2	Unimplem	Unimplemented: Read as '0'				
bit 1	POR: Power-on Reset Status bit					
	1 = No Po	wer-on Reset occurred				
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)					
bit 0	BOR: Brown-out Reset Status bit					
	1 = No Brown-out Reset occurred					


0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Note 1: Reads as '0' if Brown-out Reset is disabled.

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 5 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower 8 bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, "*Implementing a Table Read*" (DS00556).

2.3.2 STACK

The PIC16F610/616/16HV610/616 Family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit of the STATUS register, as shown in Figure 2-7.

A simple program to clear RAM location 40h-4Fh using indirect addressing is shown in Example 2-1.

	MOVLW	0x40	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
	INCF	FSR, F	; inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTINUE			;yes continue
1			

