imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PIC16F72 Data Sheet

28-Pin, 8-Bit CMOS FLASH Microcontoller with A/D Converter

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and water fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC16F72

28-Pin, 8-Bit CMOS FLASH MCU with A/D Converter

Device Included:

• PIC16F72

High Performance RISC CPU:

- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Pinout compatible to PIC16C72/72A and PIC16F872
- Interrupt capability
- · Eight-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes


Peripheral Features:

- High Sink/Source Current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler.
- can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · Capture, Compare, PWM (CCP) module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 8-bit, 5-channel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI[™] (Master/Slave) and I²C[™] (Slave)
- Brown-out detection circuitry for Brown-out Reset (BOR)

CMOS Technology:

- · Low power, high speed CMOS FLASH technology
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- Industrial temperature range
- Low power consumption:
 - < 0.6 mA typical @ 3V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current

Pin Diagrams



Special Microcontroller Features:

- 1,000 erase/write cycle FLASH program memory typical
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options
- In-Circuit Serial Programming[™] (ICSP[™]) via 2 pins
- Processor read access to program memory

Key Reference Manual Features	PIC16F72
Operating Frequency	DC - 20 MHz
RESETS and (Delays)	POR, BOR, (PWRT, OST)
FLASH Program Memory - (14-bit words, 1000 E/W cycles)	2K
Data Memory - RAM (8-bit bytes)	128
Interrupts	8
I/O Ports	PORTA, PORTB, PORTC
Timers	Timer0, Timer1, Timer2
Capture/Compare/PWM Modules	1
Serial Communications	SSP
8-bit A/D Converter	5 channels
Instruction Set (No. of Instructions)	35

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	
3.0	I/O Ports	
4.0	Reading Program Memory	27
5.0	Timer0 Module	29
6.0	Timer1 Module	31
7.0	Timer2 Module	35
8.0	Capture/Compare/PWM (CCP) Module	37
9.0	Synchronous Serial Port (SSP) Module	43
10.0	Analog-to-Digital Converter (A/D) Module	
11.0	Special Features of the CPU	59
12.0	Instruction Set Summary	
13.0	Development Support	81
14.0	Electrical Characteristics	87
	DC and AC Characteristics Graphs and Tables1	
16.0	Package Marking Information1	17
Appe	ndix A: Revision History 1	23
	ndix B: Conversion Considerations1	
Index		25
On-Li	ne Support1	31
	er Response 1	
Produ	tt Identification System 1	33

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F72 device. Additional information may be found in the PIC[™] Mid-Range MCU Reference Manual (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F72 belongs to the Mid-Range family of the PIC devices. A block diagram of the device is shown in Figure 1-1.

The program memory contains 2K words, which translate to 2048 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 128 bytes.

There are 22 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input
- · Timer1 clock/oscillator
- · Capture/Compare/PWM
- A/D converter
- SPI/I²C

Table 1-1 details the pinout of the device with descriptions and details for each pin.




FIGURE 1-1: PIC16F72 BLOCK DIAGRAM

TABLE 1-1: PIC16F72 PINOUT DESCRIPTION

Pin Name	PDIP, SOIC, SSOP Pin#	MLF Pin#	l/O/P Type	Buffer Type	Description
OSC1/CLKI	9	6	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKO	10	7	0		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, the OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	26	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low RESET to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	2	27	I/O	TTL	RA0 can also be analog input0.
RA1/AN1	3	28	I/O	TTL	RA1 can also be analog input1.
RA2/AN2	4	1	I/O	TTL	RA2 can also be analog input2.
RA3/AN3/VREF	5	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage.
RA4/T0CKI	6	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/AN4/SS	7	4	I/O	TTL	RA5 can also be analog input4 or the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	18	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	19	I/O	TTL	
RB2	23	20	I/O	TTL	
RB3	24	21	I/O	TTL	
RB4	25	22	I/O	TTL	Interrupt-on-change pin.
RB5	26	23	I/O	TTL	Interrupt-on-change pin.
RB6/PGC	27	24	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.
RB7/PGD	28	25	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/ T1CKI	11	8	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input
RC1/T1OSI	12	9	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	13	10	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	14	11	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	12	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode).
RC5/SDO	16	13	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6	17	14	I/O	ST	
RC7	18	15	I/O	ST	
Vss	8, 19	5, 16	Р	_	Ground reference for logic and I/O pins.
Vdd	20	17	Р	_	Positive supply for logic and I/O pins.

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F72 device. These are the program memory and the data memory. Each block has separate buses so that concurrent access can occur. Program memory and data memory are explained in this section. Program memory can be read internally by the user code (see Section 7.0).

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.


Additional information on device memory may be found in the PIC[™] Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

PIC16F72 devices have a 13-bit program counter capable of addressing a 8K x 14 program memory space. The address range for this program memory is 0000h - 07FFh. Accessing a location above the physically implemented address will cause a wraparound.

The RESET Vector is at 0000h and the Interrupt Vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



2.2 Data Memory Organization

The Data Memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM.

All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank, for code reduction and quicker access (e.g., the STATUS register is in Banks 0 - 3).

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register FSR (see Section 2.5).

FIGURE 2-2:

PIC16F72 REGISTER FILE MAP

	File Address		File Address		File Address	4	File Addre
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
	08h		88h		108h		188
	09h		89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18B
PIR1	0Ch	PIE1	8Ch	PMDATL	10Ch	PMCON1	18C
	0Dh		8Dh	PMADRL	10Dh		18D
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18E
TMR1H	0Fh		8Fh	PMADRH	10Fh		18F
T1CON	10h		90h		110h		190
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
	18h		98h				
	19h		99h				
	1Ah		9Ah				
	1Bh	-	9Bh				
	1Ch		9Ch				
	1Dh		9Dh				
ADRES	1Eh		9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F
	20h	General	A0h		120h		1A(
		Purpose	AUI			accesses	
		Register				A0h -BFh	1BF
General		32 Bytes	BFh C0h				
Purpose Register			0011	accesses			1C(
-		accesses		20h-7Fh		accesses	
96 Bytes		40h-7Fh				40h -7Fh	
	7Fh		FFh		17Fh		1FF
Bank 0		Bank 1		Bank 2	,,,,	Bank 3	
_				.01			
		a memory location	s, read as	S'U'.			
* Not a phys	sical regis	lei.					

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 0											
00h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	tents of FSR	to address of	data memory	/ (not a phys	ical register)	0000 0000	19
01h	TMR0	Timer0 N	lodule's Re	gister						xxxx xxxx	27,13
02h ⁽¹⁾	PCL	Program	Counter's (PC) Least S	ignificant By	te				0000 0000	18
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
04h ⁽¹⁾	FSR	Indirect D	Data Memo	y Address P	ointer					xxxx xxxx	19
05h	PORTA	_		PORTA Dat	a Latch whe	n written: PC	ORTA pins w	hen read		0x 0000	21
06h	PORTB	PORTB I	Data Latch	when written	: PORTB pir	is when read	ł			xxxx xxxx	23
07h	PORTC	PORTC I	Data Latch	when written	: PORTC pir	ns when read	þ			xxxx xxxx	25
08h	—	Unimpler	mented							—	—
09h	—	Unimpler	nented							—	—
0Ah ^(1,2)	PCLATH	—	_	_	Write Buffer	for the uppe	er 5 bits of th	ne Program	Counter	0 0000	18
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
0Ch	PIR1	—	ADIF	—		SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	16
0Dh	—	Unimpler	nented							—	—
0Eh	TMR1L	Holding I	Register for	the Least Si	ignificant Byt	e of the 16-b	oit TMR1 Re	gister		xxxx xxxx	29
0Fh	TMR1H	Holding F	Register for	the Most Sig	gnificant Byte	e of the 16-b	it TMR1 Reg	gister		xxxx xxxx	29
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	29
11h	TMR2	Timer2 N	lodule's Re	gister						0000 0000	33
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	34
13h	SSPBUF	Synchror	nous Serial	Port Receive	e Buffer/Tran	smit Registe	r			xxxx xxxx	43,48
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	45
15h	CCPR1L	Capture/	Compare/P	WM Registe	r (LSB)					xxxx xxxx	38,39,41
16h	CCPR1H	Capture/	Compare/P	WM Registe	r (MSB)					xxxx xxxx	38,39,41
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	37
18h-1Dh	—	Unimpler	mented							—	—
1Eh	ADRES	A/D Resu	ult Register							xxxx xxxx	53
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	53

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

PIC16F72

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	ntents of FSF	to address	data memor	y (not a phys	ical register)	0000 0000	19
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	13
82h ⁽¹⁾	PCL	Program	Counter's (PC) Least S	Significant By	te				0000 0000	18
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
84h ⁽¹⁾	FSR	Indirect [Data Memo	ry Address F	Pointer					xxxx xxxx	19
85h	TRISA	_	—	PORTA Dat	a Direction F	Register				11 1111	21
86h	TRISB	PORTB	Data Directi	on Register						1111 1111	23
87h	TRISC	PORTC	Data Direct	ion Register						1111 1111	25
88h	—	Unimple	mented							_	_
89h	—	Unimple	mented							_	_
8Ah ^(1,2)	PCLATH		_	_	Write Buffer	for the uppe	er 5 bits of tl	ne PC		0 0000	18
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
8Ch	PIE1		ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	15
8Dh	—	Unimple	mented							_	_
8Eh	PCON	_	—	_	—	_	—	POR	BOR	qq	17
8Fh	—	Unimple	mented							_	_
90h	—	Unimple	mented							_	_
91h	—	Unimple	mented							_	_
92h	PR2	Timer2 F	Period Regis	ster						1111 1111	41
93h	SSPADD	Synchro	nous Serial	Port (I ² C mo	ode) Address	Register				0000 0000	43,48
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	44
95h	—	Unimple	mented							_	_
96h	—	Unimple	mented							_	_
97h	—	Unimple	mented							_	_
98h		Unimple	mented							_	_
99h	—	Unimple	mented							_	_
9Ah		Unimple	mented							_	_
9Bh	_	Unimple	mented							_	_
9Ch	_	Unimple	Unimplemented							_	_
9Dh	_	Unimple	mented							_	_
9Eh	_	Unimple	mented							_	_
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	54

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. \\ Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 2		T								r	1
100h ⁽¹⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									19
101h	TMR0	Timer0 M	lodule's Re	gister						xxxx xxxx	27
102h ⁽¹	PCL	Program	Counter's (PC) Least Si	gnificant Byte	Э				0000 0000	18
103h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
104h ⁽¹⁾	FSR	Indirect D	Data Memor	y Address Po	ointer					xxxx xxxx	19
105h	_	Unimpler	nented							_	_
106h	PORTB			when written:	: PORTB pin	s when read				xxxx xxxx	23
107h	—	Unimpler	nented							—	_
108h	_	Unimpler	nented							_	_
109h	_	Unimpler	mented							_	
10Ah ^(1,2)	PCLATH	_	_	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	Counter	0 0000	18
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
10Ch	PMDATL	Data Reg	Data Register Low Byte xxxx xxxx								
10Dh	PMADRL	Address	Register Lo	w Byte						xxxx xxxx	35
10Eh	PMDATH			Data Regist	er High Byte					xx xxxx	35
10Fh	PMADRH	—	—	—	Address Re	gister High B	syte			x xxxx	35
Bank 3											
180h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	ntents of FSF	to address of	data memory	/ (not a phys	ical register)	0000 0000	19
181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	13
182h ⁽¹⁾	PCL	Program	Counter's (PC) Least S	ignificant Byt	e				0000 0000	18
183h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	12
184h ⁽¹⁾	FSR	Indirect D	Data Memor	y Address Po	ointer					xxxx xxxx	19
185h	_	Unimpler	nented							_	_
186h	TRISB	PORTB I	Data Directi	on Register						1111 1111	23
187h	_	Unimpler	nented							_	
188h	—	Unimpler	nented							—	—
189h	_	Unimpler	nented							_	_
18Ah ^(1,2)	PCLATH	—	_	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	18
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
18Ch	PMCON1	(3)	_	—	_	_	_	—	RD	10	35
18Dh	_	Unimpler	nented							_	
18Eh	—	Reserved	d, maintain o	clear						0000 0000	—
18Fh	_	Reserved	d, maintain d	clear						0000 0000	

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY	(CONTINUED)
-------------------	-----------------------------------	-------------

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see Section 12.0, Instruction Set Summary.

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

ER 2-1:	STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)											
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
	IRP	RP1	RP0	TO	PD	Z	DC	С				
	bit 7							bit 0				
bit 7	1 = Bank 2	ster Bank Sel 2, 3 (100h - 1), 1 (00h - FF		for indirect ac	ldressing)							
bit 6-5	11 = Bank 10 = Bank 01 = Bank 00 = Bank	Register Ban 3 (180h - 1F 2 (100h - 17 1 (80h - FFh 0 (00h - 7Fh is 128 bytes	Fh)))	(used for dire	ct address	ing)						
bit 4			RWDT instructi	ion, or SLEEP	o instruction	n						
bit 3		ower-up or b	y the CLRWD SLEEP instru									
bit 2		sult of an arit	hmetic or log									
bit 1	1 = A carr	y-out from the	oit (ADDWF, AI e 4th low orde ne 4th low orde	er bit of the re	sult occurr		וs) ⁽¹⁾					
bit 0	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions) ^(1,2) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred											
	Note 1:		the polarity is t of the secor		subtractio	n is execute	ed by adding	g the two's				
	2:		RRF, RLF) inst urce register.		bit is loade	ed with eithe	er the high o	r low order				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.2 **OPTION Register**

The OPTION register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	the TMR0 register, assign the prescaler to
	the Watchdog Timer.

REGISTER 2-2:	OPTION REGISTER (ADDRESS 81h, 181h)									
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0		
	bit 7							bit 0		
bit 7	RBPU: POR	•								
	1 = PORTB 0 = PORTB			individual po	rt latch valu	es				
bit 6	bit 6 INTEDG: Interrupt Edge Select bit									
	1 = Interrupt	•	•	•						
	0 = Interrupt	•	•	•						
bit 5	TOCS: TMR			IT						
	1 = Transitio 0 = Internal									
bit 4	TOSE: TMR									
	1 = Increment on high-to-low transition on RA4/T0CKI pin									
	 Increment on low-to-high transition on RA4/T0CKI pin 									
bit 3	PSA: Presca	•								
	1 = Prescale 0 = Prescale	•								
bit 2-0	PS2:PS0: P	rescaler Rat	e Select bits	;						
	Bit Value TMR0 Rate WDT Rate									
			· – .	:1 :2						
				. 2 : 4						
011 1:16 1:8										
				: 16 : 32						
	101 1:64 1:32 110 1:128 1:64									
	111 1:256 1:128									
	Legend:									
	R = Readabl	le bit	W = Wr	itable bit	U = Unimp	lemented l	bit, read as	'0'		
	- n = Value a	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	nknown		

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

				•	-		, товп) R/W-х	
							RBIF	
bit 7							bit 0	
GIE: Globa	al Interrupt E	nable bit						
			5					
PEIE: Peri	pheral Interru	upt Enable bi	t					
		• •	•					
TMR0IE: 1	MR0 Overflo	w Interrupt E	Enable bit					
INTE: RBC)/INT Externa	Interrupt Er	nable bit					
 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 								
RBIE: RB	Port Change	Interrupt Ena	able bit					
 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt 								
TMR0IF: T	MR0 Overflo	w Interrupt F	lag bit					
			must be clea	red in softw	are)			
INTF: RBC	/INT Externa	I Interrupt Fla	ag bit					
		•	· ·		ed in softwa	re)		
RBIF: RB Port Change Interrupt Flag bit								
A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch								
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 								
Legend:								
R = Reada	able bit	W = Wr	ritable bit	U = Unim	plemented b	oit, read as	'0'	
	R/W-0 GIE bit 7 GIE: Globa 1 = Enable 0 = Disabl PEIE: Peri 1 = Enable 0 = Disabl TMROIE: T 1 = Enable 0 = Disabl INTE: RBC 1 = Enable 0 = Disabl RBIE: RB 1 = Enable 0 = Disabl TMROIF: T 1 = TMR0 0 = TMR0 I = TMR0 I = The R 0 = The R RBIF: RB A mismatc condition a 1 = At leas 0 = None o Legend:	R/W-0R/W-0GIEPEIEbit 7GIE: Global Interrupt End1 = Enables all unmask0 = Disables all interruptPEIE: Peripheral Interrupt1 = Enables all unmask0 = Disables all periphetTMROIE: TMR0 Overflot1 = Enables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the RB0/INT1 = Enables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB port1 = Enables the RB port0 = Disables the RB port1 = TMR0 register has0 = TMR0 register did r1 = The RB0/INT Externa1 = The RB0/INT externa1 = TMR0 register did rINTF: RB0/INT externa1 = The RB0/INT externa1 = At least one of the RB7:RI0 = None of the RB7:RI	R/W-0R/W-0R/W-0GIEPEIETMR0IEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked periphera0 = Disables all peripheral interruptsTMR0IE: TMR0 Overflow InterruptINTE: RB0/INT External Interrupt Enables the TMR0 interrupt1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt Enables the RB0/INT external in0 = Disables the RB port change interrupt Enables the RB port change interrupt Enables the RB port change intervent Enables the RB0/INT external interrupt Enables the RB0/INT external interrupt Enables the RB0/INT external intervent Enables the RB0/INT externa	R/W-0R/W-0R/W-0R/W-0GIEPEIETMR0IEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt0 = Disables all peripheral interrupt1 = Enables the TMR0 Overflow Interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt1 = TMR0 register has overflowed (must be clear0 = TMR0 register did not overflowINTF: RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register did not overflow It = TMR0 register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt did not occur RBIF: RB Port Change Interrupt	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 Disables all interrupt Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 Disables the TMR0 interrupt 0 Disables the RB0/INT external interrupt 0 Disables the RB0/INT external interrupt 0 Disables the RB port change interrupt 1 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 TMR0 register did not overflow INTF: RB0/INT External interrupt Slag bit Immon topolytit exte	GIE PEIE TMR0IE INTE RBIE TMR0IF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTE: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external	

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

2.2.2.4 **PIE1** Register

This register contains the individual enable bits for the peripheral interrupts.

Bit PEIE (INTCON<6>) must be set to Note: enable any peripheral interrupt.

- n = Value at POR

REGISTER

	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	Unimplem	ented: Rea	d as '0'							
bit 6	ADIE: A/D	Converter I	nterrupt Enal	ble bit						
			onverter inter	•						
			onverter inte	rrupt						
bit 5-4	Unimplem									
bit 3	•			terrupt Enab	le bit					
	1 = Enable 0 = Disable		•							
bit 2			pt Enable bit							
	1 = Enable		•							
	0 = Disable		•							
bit 1				rupt Enable	bit					
	1 = Enables the TMR2 to PR2 match interrupt									
	0 = Disable	es the TMR2	2 to PR2 mat	ch interrupt						
bit 0	TMR1IE: T	MR1 Overfl	ow Interrupt	Enable bit						
	1 = Enable	s the TMR1	overflow inte	errupt						
0 = Disables the TMR1 overflow interrupt										
	Legend:									
	R = Readat			ritable bit			bit, read as '			

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the Peripheral interrupts.

- n = Value at POR

REGISTER 2-5:	PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1 (ADDRESS 0Ch)									
	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
		ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF		
	bit 7							bit 0		
bit 7	-	ented: Rea								
bit 6			nterrupt Flag	bit						
) conversion D conversio	 completed n is not completed 	plete						
bit 5-4	Unimplemented: Read as '0'									
bit 3	SSPIF: Sy	nchronous S	Serial Port (S	SP) Interrupt	Flag bit					
 1 = The SSP interrupt condition has occurred, and must be cleared in software before refrom the Interrupt Service Routine. The conditions that will set this bit are a transmission/reception has taken place. 0 = No SSP interrupt condition has occurred 										
bit 2	CCP1IF: CCP1 Interrupt Flag bit									
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred									
	<u>PWM mod</u> Unused in	-								
bit 1	TMR2IF: T	MR2 to PR2	2 Match Inter	rupt Flag bit						
 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow 										
	Legend: R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	·0'		
	1									

'1' = Bit is set

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT FLAG REGISTER 1 (ADDRESS 0Ch)

x = Bit is unknown

'0' = Bit is cleared

2.2.2.6 PCON Register

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User soft- ware should ensure the appropriate inter- rupt flag bits are clear prior to enabling an

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-6: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
_	_	_	_	_	_	POR	BOR
 bit 7							bit 0

bit 7-2	Unimplemented: Read as '0'

bit 1 **POR:** Power-on Reset Status bit

- 1 = No Power-on Reset occurred
- 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0

BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

Figure 2-3 shows the four situations for the loading of the PC.

- Example 1 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH).
- Example 2 shows how the PC is loaded during a GOTO instruction (PCLATH<4:3> \rightarrow PCH).
- Example 3 shows how the PC is loaded during a CALL instruction (PCLATH<4:3> \rightarrow PCH), with the PC loaded (PUSH'd) onto the Top-of-Stack.
- Example 4 shows how the PC is loaded during one of the return instructions, where the PC is loaded (POP'd) from the Top-of-Stack.




FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS

2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note, *"Implementing a Table Read"* (AN556).


2.3.2 STACK

The stack allows a combination of up to eight program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSH'd onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POP'd in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSH'd or POP'd.

After the stack has been PUSH'd eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on). An example of the overwriting of the stack is shown in Figure 2-4.

FIGURE 2-4: STACK MODIFICATION



Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).

Note:	The PIC16F72 device ignores the paging					
	bit PCLATH<4:3>. The use of					
	PCLATH<4:3> as a general purpose read/					
	write bit is not recommended, since this					
	may affect upward compatibility with future					
	products.					

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1:	INDIRECT A	DDRESSING

NEXT	movwf clrf incf btfss	FSR INDF FSR FSR,4	<pre>;initialize pointer ;to RAM ;clear INDF register ;inc pointer ;all done? ;NO, clear next</pre>
CONTINUE	:		;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.





3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register, reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 3-1:	INITIALIZING PORTA

BANKSEL	PORTA	; select bank for PORTA
CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
BANKSEL	ADCON1	; Select Bank for ADCON1
MOVLW	0x06	; Configure all pins
MOVWF	ADCON1	; as digital inputs
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<5:4> as outputs
		; TRISA<7:6> are always
		; read as `0′.

FIGURE 3-1: BLOCK DIAGRAM OF





FIGURE 3-2:

BLOCK DIAGRAM OF RA4/T0CKI PIN



Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2	bit 2	TTL	Input/output or analog input.
RA3/AN3/VREF	bit 3	TTL	Input/output or analog input or VREF.
RA4/T0CKI	bit 4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/AN4/SS	bit 5	TTL	Input/output or analog input or slave select input for synchronous serial port.

TABLE 3-1:PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
05h	PORTA	—		RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	—	_	PORTA Data Direction Register11 111111 11			11 1111				
9Fh	ADCON1	_	—	—	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D Port Configuration Control bits (PCFG2:PCFG0) in the A/D Control Register (ADCON1) must be set to one of the following configurations: 100, 101, 11x.

3.2 PORTB and the TRISB Register


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

EXAMPLE 3-2: INITIALIZING PORTB

BANKSEL	PORTB	; Select bank for PORTB
CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
BANKSEL	TRISB	; Select Bank for TRISB
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt-on-mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, *"Implementing Wake-Up on Key Stroke"* (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION<6>).

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS

