imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PIC16C71X

8-Bit CMOS Microcontrollers with A/D Converter

Devices included in this data sheet:

- PIC16C710
- PIC16C71
- PIC16C711
- PIC16C715

PIC16C71X Microcontroller Core Features:

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 2K x 14 words of Program Memory, up to 128 x 8 bytes of Data Memory (RAM)
- · Interrupt capability
- · Eight level deep hardware stack
- Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range: 2.5V to 6.0V
- · High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Program Memory Parity Error Checking Circuitry with Parity Error Reset (PER) (PIC16C715)
- Low-power consumption:
 - < 2 mA @ 5V, 4 MHz
 - 15 µA typical @ 3V, 32 kHz
 - < 1 µA typical standby current</p>


PIC16C71X Peripheral Features:

- · Timer0: 8-bit timer/counter with 8-bit prescaler
- · 8-bit multichannel analog-to-digital converter
- Brown-out detection circuitry for Brown-out Reset (BOR)
- 13 I/O Pins with Individual Direction Control

| PIC16C7X Features | 710 | 71 | 711 | 715 |
|--------------------------------|-----|-----|-----|-----|
| Program Memory (EPROM) x 14 | 512 | 1K | 1K | 2K |
| Data Memory (Bytes) x 8 | 36 | 36 | 68 | 128 |
| I/O Pins | 13 | 13 | 13 | 13 |
| Timer Modules | 1 | 1 | 1 | 1 |
| A/D Channels | 4 | 4 | 4 | 4 |
| In-Circuit Serial Programming | Yes | Yes | Yes | Yes |
| Brown-out Reset | Yes | _ | Yes | Yes |
| Interrupt Sources | 4 | 4 | 4 | 4 |

Pin Diagrams








Table of Contents

| 1.0 | General Description | 3 |
|-------|---|------|
| 2.0 | PIC16C71X Device Varieties | 5 |
| 3.0 | Architectural Overview | 7 |
| 4.0 | Memory Organization | . 11 |
| 5.0 | I/O Ports | . 25 |
| 6.0 | Timer0 Module | . 31 |
| 7.0 | Analog-to-Digital Converter (A/D) Module | . 37 |
| 8.0 | Special Features of the CPU | . 47 |
| 9.0 | Instruction Set Summary | . 69 |
| 10.0 | Development Support | . 85 |
| 11.0 | Electrical Characteristics for PIC16C710 and PIC16C711 | |
| 12.0 | DC and AC Characteristics Graphs and Tables for PIC16C710 and PIC16C711 | 101 |
| 13.0 | Electrical Characteristics for PIC16C715 | |
| 14.0 | DC and AC Characteristics Graphs and Tables for PIC16C715 | |
| 15.0 | Electrical Characteristics for PIC16C71 | 135 |
| 16.0 | DC and AC Characteristics Graphs and Tables for PIC16C71 | 147 |
| 17.0 | Packaging Information | 155 |
| Appen | dix A: | 161 |
| | dix B: Compatibility | |
| Appen | dix C: What's New | 162 |
| | dix D: What's Changed | |
| | - | |
| PIC16 | C71X Product Identification System | 173 |
| | • | |

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16C71X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with integrated analog-to-digital (A/D) converters, in the PIC16CXX mid-range family.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The **PIC16C710/71** devices have 36 bytes of RAM, the **PIC16C711** has 68 bytes of RAM and the **PIC16C715** has 128 bytes of RAM. Each device has 13 I/O pins. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C71X family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and resets. A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C71X family fits perfectly in applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C71X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

1.2 Development Support

PIC16C71X devices are supported by the complete line of Microchip Development tools.

Please refer to Section 10.0 for more details about Microchip's development tools.

| | | PIC16C710 | PIC16C71 | PIC16C711 | PIC16C715 | PIC16C72 | PIC16CR72 ⁽¹⁾ |
|-------------|---|-------------------------------------|---------------------|-------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | 20 | 20 | 20 |
| | EPROM Program Memory (x14 words) | 512 | 1K | 1K | 2К | 2К | — |
| Memory | ROM Program Memory (14K words) | _ | _ | _ | _ | _ | 2К |
| | Data Memory (bytes) | 36 | 36 | 68 | 128 | 128 | 128 |
| | Timer Module(s) | TMR0 | TMR0 | TMR0 | TMR0 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/PWM Module(s) | — | _ | — | — | 1 | 1 |
| | Serial Port(s) (SPI/I ² C, USART) | — | _ | — | — | SPI/I ² C | SPI/I ² C |
| | Parallel Slave Port | — | — | — | — | — | — |
| | A/D Converter (8-bit) Channels | 4 | 4 | 4 | 4 | 5 | 5 |
| | Interrupt Sources | 4 | 4 | 4 | 4 | 8 | 8 |
| | I/O Pins | 13 | 13 | 13 | 13 | 22 | 22 |
| | Voltage Range (Volts) | 2.5-6.0 | 3.0-6.0 | 2.5-6.0 | 2.5-5.5 | 2.5-6.0 | 3.0-5.5 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes | Yes | Yes |
| | Brown-out Reset | Yes | — | Yes | Yes | Yes | Yes |
| | Packages | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC; 20-pin SSOP | 28-pin SDIP, SOIC, SSOP | 28-pin SDIP, SOIC, SSOP |

TABLE 1-1: PIC16C71X FAMILY OF DEVICES

| | | PIC16C73A | PIC16C74A | PIC16C76 | PIC16C77 |
|-------------|---|-----------------------------|---|-----------------------------|---|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | 20 |
| Memory | EPROM Program Memory (x14 words) | 4K | 4K | 8K | 8K |
| | Data Memory (bytes) | 192 | 192 | 376 | 376 |
| | Timer Module(s) | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/PWM Module(s) | 2 | 2 | 2 | 2 |
| | Serial Port(s) (SPI/I ² C, USART) | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART |
| | Parallel Slave Port | — | Yes | — | Yes |
| | A/D Converter (8-bit) Channels | 5 | 8 | 5 | 8 |
| | Interrupt Sources | 11 | 12 | 11 | 12 |
| | I/O Pins | 22 | 33 | 22 | 33 |
| | Voltage Range (Volts) | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes |
| | Brown-out Reset | Yes | Yes | Yes | Yes |
| | Packages | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

2.0 PIC16C71X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C71X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C71X family, there are two device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**71. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC16LC71. These devices have EPROM type memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C71X.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM) and data memory (RAM) for each PIC16C71X device.

| Device | Program Memory | Data Memory | | |
|-----------|-------------------|-------------|--|--|
| PIC16C710 | 512 x 14 | 36 x 8 | | |
| PIC16C71 | 1K x 14 | 36 x 8 | | |
| PIC16C711 | 1K x 14 | 68 x 8 | | |
| PIC16C715 | 2K x 14 | 128 x 8 | | |

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.


PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 3-1: PIC16C71X BLOCK DIAGRAM



| Pin Name | DIP Pin# | SSOP Pin# ⁽⁴⁾ | SOIC Pin# | l/O/P Type | Buffer Type | Description |
|-----------------|-------------|-----------------------------|--------------|---------------|---------------------------------|--|
| OSC1/CLKIN | 16 | 18 | 16 | I | ST/CMOS ⁽³⁾ | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 15 | 17 | 15 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/VPP | 4 | 4 | 4 | I/P | ST | Master clear (reset) input or programming voltage input. This pin is an active low reset to the device. |
| | | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 17 | 19 | 17 | I/O | TTL | RA0 can also be analog input0 |
| RA1/AN1 | 18 | 20 | 18 | I/O | TTL | RA1 can also be analog input1 |
| RA2/AN2 | 1 | 1 | 1 | I/O | TTL | RA2 can also be analog input2 |
| RA3/AN3/VREF | 2 | 2 | 2 | I/O | TTL | RA3 can also be analog input3 or analog reference voltage |
| RA4/T0CKI | 3 | 3 | 3 | I/O | ST | RA4 can also be the clock input to the Timer0 module. Output is open drain type. |
| | | | | | | PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs. |
| RB0/INT | 6 | 7 | 6 | I/O | TTL/ST ⁽¹⁾ | RB0 can also be the external interrupt pin. |
| RB1 | 7 | 8 | 7 | I/O | TTL | |
| RB2 | 8 | 9 | 8 | I/O | TTL | |
| RB3 | 9 | 10 | 9 | I/O | TTL | |
| RB4 | 10 | 11 | 10 | I/O | TTL | Interrupt on change pin. |
| RB5 | 11 | 12 | 11 | I/O | TTL | Interrupt on change pin. |
| RB6 | 12 | 13 | 12 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming clock. |
| RB7 | 13 | 14 | 13 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming data. |
| Vss | 5 | 4, 6 | 5 | Р | — | Ground reference for logic and I/O pins. |
| Vdd | 14 | 15, 16 | 14 | Р | — | Positive supply for logic and I/O pins. |
| Legend: I = inp | | O = outpoint O = Not | used | - | /O = input/out TTL = TTL inp | 1 1 |

| TABLE 3-1: PIC16C710/71/711/715 PINOUT DESCRIPTION |
|--|
|--|

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
4: The PIC16C71 is not available in SSOP package.

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C71X family has a 13-bit program counter capable of addressing an $8K \times 14$ program memory space. The amount of program memory available to each device is listed below:

| Device | Program Memory | Address Range | | | |
|-----------|-------------------|---------------|--|--|--|
| PIC16C710 | 512 x 14 | 0000h-01FFh | | | |
| PIC16C71 | 1K x 14 | 0000h-03FFh | | | |
| PIC16C711 | 1K x 14 | 0000h-03FFh | | | |
| PIC16C715 | 2K x 14 | 0000h-07FFh | | | |

For those devices with less than 8K program memory, accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C710 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C71/711 PROGRAM MEMORY MAP AND STACK





FIGURE 4-3: PIC16C715 PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

The data memory is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) = $1 \rightarrow Bank 1$

RP0 (STATUS<5>) = $0 \rightarrow Bank 0$

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain special function registers. Some "high use" special function registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-4: PIC16C710/71 REGISTER FILE MAP

| File Addres | s | | File Address | | | | | |
|---|--------------------------------|--|-----------------|--|--|--|--|--|
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h | | | | | |
| 01h | TMR0 | OPTION | 81h | | | | | |
| 02h | PCL | PCL | 82h | | | | | |
| 03h | STATUS | STATUS | 83h | | | | | |
| 04h | FSR | FSR | 84h | | | | | |
| 05h | PORTA | TRISA | 85h | | | | | |
| 06h | PORTB | TRISB | 86h | | | | | |
| 07h | | PCON ⁽²⁾ | 87h | | | | | |
| 08h | ADCON0 | ADCON1 | 88h | | | | | |
| 09h | ADRES | ADRES | 89h | | | | | |
| 0Ah | PCLATH | PCLATH | 8Ah | | | | | |
| 0Bh | INTCON | INTCON | 8Bh | | | | | |
| 0Ch | General Purpose Register | General Purpose Register Mapped in Bank 0 ⁽³⁾ | 8Ch | | | | | |
| 2Fh | | | AFh | | | | | |
| 30h | | | B0h | | | | | |
| 3011 | | | | | | | | |
| l | | | | | | | | |
| Ν | | | | | | | | |
| | | | 1 | | | | | |
| | | | | | | | | |
| | | |) | | | | | |
| 7Fh | | | FFh | | | | | |
| ···· [| Bank 0 | Bank 1 | | | | | | |
| | Danko | Banki | | | | | | |
| Unimplemented data memory locations, read as '0'. Note 1: Not a physical register. 2: The PCON register is not implemented on the PIC16C71. 3: These locations are unimplemented in Bank 1. Any access to these locations will access the corresponding Bank 0 register. | | | | | | | | |
| | | | | | | | | |

FIGURE 4-5: PIC16C711 REGISTER FILE MAP




FIGURE 4-6: PIC16C715 REGISTER FILE MAP

| File Address | \$ | | File Address |
|-----------------|----------------------|---------------------|-----------------|
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | | | 87h |
| 08h | | | |
| 09h | | | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | |
| 0Dh | | | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0Fh | | 1 CON | 8Fh |
| 10h | | | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | ADRES | | 9Eh |
| 1Fh | ADCON0 | ADCON1 | 9Fh |
| 20h | 71200110 | 7.000111 | A0h |
| 2011 | General | General | AUII |
| | Purpose | Purpose | |
| | Register | Register | BFh |
| | | | C0h |
| | | | |
| | | | |
| | | | |
| 751 | | | FFh |
| 7Fh | Bank 0 | Bank 1 | |
| | - | | |
| ι | Jnimplemented dat | ta memory locatio | ons, read |
| e a | as '0'. | | , |
| Note 1: N | Not a physical regis | ster. | |
| | | | |

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets (1) |
|----------------------|--------|--------------------|--------------------|---------------|--------------|---------------|------------------|---------------|-----------|--------------------------|-------------------------------------|
| Bank 0 | | | | | • | | | | | • | |
| 00h ⁽³⁾ | INDF | Addressing | this location | uses conten | ts of FSR to | address dat | a memory (no | ot a physical | register) | 0000 0000 | 0000 0000 |
| 01h | TMR0 | Timer0 mod | lule's register | r | | | | | | xxxx xxxx | uuuu uuuu |
| 02h ⁽³⁾ | PCL | Program Co | ounter's (PC) | Least Signif | icant Byte | | | | | 0000 0000 | 0000 0000 |
| 03h ⁽³⁾ | STATUS | IRP ⁽⁵⁾ | RP1 ⁽⁵⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 04h ⁽³⁾ | FSR | Indirect data | a memory ad | dress pointe | er | | | | | xxxx xxxx | uuuu uuuu |
| 05h | PORTA | — | — | — | PORTA Dat | a Latch whe | n written: PO | RTA pins wh | en read | x 0000 | u 0000 |
| 06h | PORTB | PORTB Dat | a Latch whe | n written: PC | RTB pins wi | nen read | | | | xxxx xxxx | uuuu uuuu |
| 07h | — | Unimpleme | nted | | | | | | | — | — |
| 08h | ADCON0 | ADCS1 | ADCS0 | (6) | CHS1 | CHS0 | GO/DONE | ADIF | ADON | 00-0 0000 | 00-0 0000 |
| 09h ⁽³⁾ | ADRES | A/D Result | Register | | | XXXX XXXX | uuuu uuuu | | | | |
| 0Ah ^(2,3) | PCLATH | _ | _ | _ | Write Buffer | for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 0Bh ⁽³⁾ | INTCON | GIE | ADIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| Bank 1 | | | | | | | | | | | |
| 80h ⁽³⁾ | INDF | Addressing | this location | uses conten | ts of FSR to | address dat | a memory (no | ot a physical | register) | 0000 0000 | 0000 0000 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h ⁽³⁾ | PCL | Program Co | ounter's (PC) | Least Signif | icant Byte | • | | | | 0000 0000 | 0000 0000 |
| 83h ⁽³⁾ | STATUS | IRP ⁽⁵⁾ | RP1 ⁽⁵⁾ | RP0 | то | PD | z | DC | С | 0001 1xxx | 000q quuu |
| 84h ⁽³⁾ | FSR | Indirect data | a memory ad | dress pointe | er | | | | | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | _ | — | — | PORTA Dat | a Direction F | Register | | | 1 1111 | 1 1111 |
| 86h | TRISB | PORTB Dat | a Direction C | Control Regis | ster | | | | | 1111 1111 | 1111 1111 |
| 87h ⁽⁴⁾ | PCON | — | _ | — | _ | — | _ | POR | BOR | dd | uu |
| 88h | ADCON1 | — | — | — | — | — | — | PCFG1 | PCFG0 | 00 | 00 |
| 89h ⁽³⁾ | ADRES | A/D Result | Register | | | | | | | xxxx xxxx | uuuu uuuu |
| 8Ah ^(2,3) | PCLATH | — | — | — | Write Buffer | for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 8Bh ⁽³⁾ | INTCON | GIE | ADIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |

TABLE 4-1: PIC16C710/71/711 SPECIAL FUNCTION REGISTER SUMMARY

 $\label{eq:legend: Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. \\ Shaded locations are unimplemented, read as '0'.$

Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: These registers can be addressed from either bank.

4: The PCON register is not physically implemented in the PIC16C71, read as '0'.

5: The IRP and RP1 bits are reserved on the PIC16C710/71/711, always maintain these bits clear.

6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

| TABLE | 4-2: | PIC16C7 | '15 SPEC | | NCTION | REGIST | | MARY | 1 | | 1 |
|----------------------|--------|--------------------|--------------------|---------------|--------------|----------------|------------------|---------------|-----------|-------------------------------|-------------------------------------|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR, PER | Value on all other resets (3) |
| Bank 0 | | | | | | | | | | | |
| 00h ⁽¹⁾ | INDF | Addressing | this location | uses conter | ts of FSR to | address dat | a memory (n | ot a physical | register) | 0000 0000 | 0000 0000 |
| 01h | TMR0 | Timer0 mod | dule's registe | r | | | | | | xxxx xxxx | uuuu uuuu |
| 02h ⁽¹⁾ | PCL | Program Co | ounter's (PC) | Least Signif | icant Byte | | | | | 0000 0000 | 0000 0000 |
| 03h ⁽¹⁾ | STATUS | IRP ⁽⁴⁾ | RP1 ⁽⁴⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 04h ⁽¹⁾ | FSR | Indirect data | a memory ad | ldress pointe | er | | • | | | XXXX XXXX | uuuu uuuu |
| 05h | PORTA | _ | — | _ | PORTA Dat | a Latch whe | n written: PO | RTA pins wh | en read | x 0000 | u 0000 |
| 06h | PORTB | PORTB Dat | ta Latch whe | n written: PC | DRTB pins wl | hen read | | | | xxxx xxxx | uuuu uuuu |
| 07h | — | Unimpleme | nted | | | | | | | _ | _ |
| 08h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 09h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 0Ah ^(1,2) | PCLATH | _ | _ | _ | Write Buffer | r for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 0Bh ⁽¹⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | ADIF | _ | _ | _ | _ | _ | _ | -0 | -0 |
| 0Dh | _ | Unimpleme | nted | | | | | | | - | _ |
| 0Eh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 0Fh | — | Unimpleme | nted | | | | | | | _ | _ |
| 10h | — | Unimpleme | nted | | | | | | | _ | _ |
| 11h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 12h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 13h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 14h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 15h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 16h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 17h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 18h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 19h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Ah | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Bh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Ch | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Dh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Eh | ADRES | A/D Result | Register | | | | | | | xxxx xxxx | uuuu uuuu |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | — | ADON | 0000 00-0 | 0000 00-0 |
| | 1 | 1 | 1 | | | | | | | 1 | I |

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR, PER | Value on all other resets (3) |
|----------------------|---|--------------------|--|--------------|---------------|----------------|-----------------|-------|-------|-------------------------------|-------------------------------------|
| Bank 1 | iii | | | | | | | | | | |
| 80h ⁽¹⁾ | INDF | Addressing | Addressing this location uses contents of FSR to address data memory (not a physical register) | | | | | | | | |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h ⁽¹⁾ | PCL | Program Co | ounter's (PC) | Least Signif | icant Byte | | 1 | | | 0000 0000 | 0000 0000 |
| 83h ⁽¹⁾ | STATUS | IRP ⁽⁴⁾ | RP1 ⁽⁴⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 84h ⁽¹⁾ | FSR | Indirect data | a memory ac | dress pointe | er | | | | | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | _ | — | PORTA Dat | a Direction F | Register | | | | 11 1111 | 11 1111 |
| 86h | TRISB | PORTB Dat | ta Direction F | Register | | | | | | 1111 1111 | 1111 1111 |
| 87h | — | Unimpleme | nted | | | | | | | — | — |
| 88h | — | Unimpleme | nted | | | | | | | — | — |
| 89h | — | Unimpleme | nted | | _ | | | | | — | — |
| 8Ah ^(1,2) | PCLATH | — | — | _ | Write Buffer | r for the uppe | er 5 bits of th | e PC | | 0 0000 | 0 0000 |
| 8Bh ⁽¹⁾ | INTCON | GIE | PEIE | T0IE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | — | ADIE | — | — | — | — | — | — | -0 | -0 |
| 8Dh | — | Unimpleme | nted | | | | | | | — | — |
| 8Eh | PCON | MPEEN | — | — | — | — | PER | POR | BOR | u1qq | u1uu |
| 8Fh | — | Unimpleme | nted | | | | | | | — | — |
| 90h | — | Unimpleme | nted | | | | | | | - | — |
| 91h | — | Unimpleme | Unimplemented | | | | | | | | — |
| 92h | — | Unimpleme | nted | | | | | | | - | — |
| 93h | — | Unimpleme | nted | | | | | | | - | — |
| 94h | _ | Unimpleme | nted | | | | | | | _ | — |
| 95h | _ | Unimpleme | nted | | | | | | | | _ |
| 96h | _ | Unimpleme | nted | | | | | | | | _ |
| 97h | | Unimpleme | nted | | | | | | | | _ |
| 98h | | Unimpleme | nted | | | | | | | | |
| 99h | _ | Unimpleme | Unimplemented — | | | | | | | | _ |
| 9Ah | | Unimpleme | Unimplemented | | | | | | | | _ |
| 9Bh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 9Ch | _ | Unimpleme | nted | | | | | | | - | — |
| 9Dh | — | Unimpleme | nted | | | | | | | | _ |
| 9Eh | — | Unimpleme | nted | | | | | | | - | _ |
| 9Fh | ADCON1 | — | - | _ | — | — | — | PCFG1 | PCFG0 | 00 | 00 |

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

4.2.2.1 STATUS REGISTER

Applicable Devices 710 71 711 715

The STATUS register, shown in Figure 4-7, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: For those devices that do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

| <u>R/W-0</u> | R/W-0 | R/W-0 | R-1 | <u>R-1</u> | <u>R/W-x</u> | R/W-x | R/W-x | | | |
|--------------|--|--|-----|------------|--------------|-------|-----------|---|--|--|
| IRP bit7 | RP1 | RP0 | TO | PD | Z | DC | C bit0 | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | | |
| bit 7: | IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) | | | | | | | | | |
| bit 6-5: | 5: RP1:RP0: Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes | | | | | | | | | |
| bit 4: | TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred | | | | | | | | | |
| bit 3: | PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction | | | | | | | | | |
| bit 2: | Z : Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero | | | | | | | | | |
| bit 1: | 1 = A carr | DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred | | | | | | | | |
| bit 0: | 1 = A carr 0 = No ca Note: For the secon | 0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register. | | | | | | | | |

FIGURE 4-7: STATUS REGISTER (ADDRESS 03h, 83h)

4.2.2.2 OPTION REGISTER

Applicable Devices71071711715

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

FIGURE 4-8: OPTION REGISTER (ADDRESS 81h, 181h)

R/W-1 R/W-1 R/W-1 **R/W-1** R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG = Readable bit T0CS T0SE PSA PS2 PS1 PS0 R = Writable bit w bit7 bit0 U = Unimplemented bit, read as '0' - n = Value at POR reset bit 7: **RBPU:** PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit bit 6: 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5: TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) TOSE: TMR0 Source Edge Select bit bit 4: 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin bit 3: PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module bit 2-0: PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 1:1 1:2 001 1:2 1:4 010 1:4 1:8 011 1:8 1:16 1:16 100 1:32 1:32 101 1:64 110 1:128 1:64 111 1:128 1:256

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

4.2.2.3 INTCON REGISTER

Applicable Devices 710 71 711 715

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

FIGURE 4-9: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x | | | |
|---------|---|-------|-------|-------|-------|-------|-------|---|--|--|
| GIE | ADIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | R = Readable bit | | |
| bit7 | 1 | | | | 1 | 1 | bitO | W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | | |
| bit 7: | GIE: ⁽¹⁾ Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts | | | | | | | | | |
| bit 6: | ADIE: A/D Converter Interrupt Enable bit 1 = Enables A/D interrupt 0 = Disables A/D interrupt | | | | | | | | | |
| bit 5: | T0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt | | | | | | | | | |
| bit 4: | INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt | | | | | | | | | |
| bit 3: | RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt | | | | | | | | | |
| bit 2: | ToIF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow | | | | | | | | | |
| bit 1: | INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur | | | | | | | | | |
| bit 0: | RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state | | | | | | | | | |
| Note 1: | lote 1: For the PIC16C71, if an interrupt occurs while the GIE bit is being cleared, the GIE bit may be uninten- tionally re-enabled by the RETFIE instruction in the user's Interrupt Service Routine. Refer to Section 8.5 for a detailed description. | | | | | | | | | |
| global | Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. | | | | | | | | | |


Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

4.2.2.4 PIE1 REGISTER

Applicable Devices 710 71 711 715

This register contains the individual enable bits for the Peripheral interrupts.

FIGURE 4-10: PIE1 REGISTER (ADDRESS 8Ch)



Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.


4.2.2.5 PIR1 REGISTER

Applicable Devices 710 71 711 715

This register contains the individual flag bits for the Peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-11: PIR1 REGISTER (ADDRESS 0Ch)



4.2.2.6 PCON REGISTER

Applicable Devices 710 71 711 715

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset (BOR) condition from a Power-on Reset condition. For the PIC16C715 the PCON register also contains status bits MPEEN and PER. MPEEN reflects the value of the MPEEN bit in the configuration word. PER indicates a parity error reset has occurred. Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 4-12: PCON REGISTER (ADDRESS 8Eh), PIC16C710/711





FIGURE 4-13: PCON REGISTER (ADDRESS 8Eh), PIC16C715

| R-U | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-q | | | |
|----------|--|-----|-----|-----|-------|-------|--------------------|--|--|--|
| MPEEN | — | — | _ | — | PER | POR | BOR ⁽¹⁾ | R = Readable bit | | |
| bit7 | | | | | | | bit0 | W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset | | |
| bit 7: | bit 7: MPEEN: Memory Parity Error Circuitry Status bit Reflects the value of configuration word bit, MPEEN | | | | | | | | | |
| bit 6-3: | Unimplemented: Read as '0' | | | | | | | | | |
| bit 2: | PER: Memory Parity Error Reset Status bit 1 = No Error occurred 0 = Program Memory Fetch Parity Error occurred (must be set in software after a Parity Error Reset) | | | | | | | | | |
| bit 1: | POR: Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) | | | | | | | | | |
| bit 0: | BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) | | | | | | | | | |

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-14 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-14: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16CXX family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

| Note 1: | There are no status bits to indicate stack overflow or stack underflow conditions. |
|---------|--|
| Note 2: | There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address. |

4.4 <u>Program Memory Paging</u>

The PIC16C71X devices ignore both paging bits (PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC16C71X is not recommended since this may affect upward compatibility with future products.

PIC16C71X

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

| ORG 0x | 500 | | | | | |
|--------|----------|----------------------------|--|--|--|--|
| BSF | PCLATH,3 | ;Select page 1 (800h-FFFh) | | | | |
| BCF | PCLATH,4 | ;Only on >4K devices | | | | |
| CALL | SUB1_P1 | ;Call subroutine in | | | | |
| | : | ;page 1 (800h-FFFh) | | | | |
| | : | | | | | |
| | : | | | | | |
| ORG 0x | 900 | | | | | |
| SUB1_P | 1: | ;called subroutine | | | | |
| | : | ;page 1 (800h-FFFh) | | | | |
| | : | | | | | |
| RETURN | | ;return to Call subroutine | | | | |
| | | ;in page 0 (000h-7FFh) | | | | |
| | | | | | | |

4.5 <u>Indirect Addressing, INDF and FSR</u> <u>Registers</u>

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-15. However, IRP is not used in the PIC16C71X devices.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

| | movlw movwf | 0x20 FSR | ;initialize pointer ;to RAM |
|----------|----------------|-------------|--------------------------------|
| | | | |
| NEXT | clrf | INDF | ;clear INDF register |
| | incf | FSR,F | ; inc pointer |
| | btfss | FSR,4 | ;all done? |
| | goto | NEXT | ;no clear next |
| CONTINUE | | | |
| | : | | ;yes continue |

FIGURE 4-15: DIRECT/INDIRECT ADDRESSING



5.0 I/O PORTS

Applicable Devices 710 71 711 715

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is a 5-bit latch.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

| Note: | On a Power-on Reset, these pins are con- |
|-------|---|
| | figured as analog inputs and read as '0'. |

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1: INITIALIZING PORTA

| BCF | STATUS, | RP0 | ; | |
|-------|---------|-----|---|-----------------------|
| CLRF | PORTA | | ; | Initialize PORTA by |
| | | | ; | clearing output |
| | | | ; | data latches |
| BSF | STATUS, | RP0 | ; | Select Bank 1 |
| MOVLW | 0xCF | | ; | Value used to |
| | | | ; | initialize data |
| | | | ; | direction |
| MOVWF | TRISA | | ; | Set RA<3:0> as inputs |
| | | | ; | RA<4> as outputs |
| | | | ; | TRISA<7:5> are always |
| | | | ; | read as '0'. |

FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 PINS




FIGURE 5-2: BLOCK DIAGRAM OF RA4/ TOCKI PIN

