# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# PIC16(L)F15354/55

# **Full-Featured 28-Pin Microcontrollers**

# Description

PIC16(L)F15354/55 microcontrollers feature Analog, Core Independent Peripherals and Communication Peripherals, combined with eXtreme Low-Power (XLP) technology for a wide range of general purpose and low-power applications.

The devices feature multiple PWMs, multiple communication, temperature sensor, and memory features like Memory Access Partition (MAP) to support customers in data protection and bootloader applications, and Device Information Area (DIA) which stores factory calibration values to help improve temperature sensor accuracy.

# **Core Features**

- · C Compiler Optimized RISC Architecture
- Only 48 Instructions
- · Operating Speed:
  - DC 32 MHz clock input
  - 125 ns minimum instruction cycle
- Interrupt Capability
- 16-Level Deep Hardware Stack
- Timers:
  - 8-bit Timer2 with Hardware Limit Timer (HLT)
  - 16-bit Timer0/1
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRTE)
- Brown-out Reset (BOR)
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
  - Variable prescaler selection
  - Variable window size selection
  - All sources configurable in hardware or software
- Programmable Code Protection

# Memory

- Up to 14 KB Flash Program Memory
- Up to 1 KB Data SRAM
- · Direct, Indirect and Relative Addressing modes
- Memory Access Partition (MAP):
  - Write protect
  - Customizable Partition
- Device Information Area (DIA)
- Device Configuration Information (DCI)

# **Operating Characteristics**

- · Operating Voltage Range:
  - 1.8V to 3.6V (PIC16LF15354/55)
  - 2.3V to 5.5V (PIC16F15354/55)
- Temperature Range:
  - Industrial: -40°C to 85°C
  - Extended: -40°C to 125°C

# **Power-Saving Functionality**

- · DOZE mode: Ability to Run the CPU Core Slower than the System Clock
- IDLE mode: Ability to halt CPU Core while Internal Peripherals Continue Operating
- SLEEP mode: Lowest Power Consumption
- · Peripheral Module Disable (PMD):
  - Ability to disable hardware module to minimize active power consumption of unused peripherals

# eXtreme Low-Power (XLP) Features

- Sleep mode: 50 nA @ 1.8V. typical
- Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- · Operating Current:
  - 8 μA @ 32 kHz, 1.8V, typical
  - 32 μA/MHz @ 1.8V, typical

# **Digital Peripherals**

- · Four Configurable Logic Cells (CLC):
- Integrated combinational and sequential logic
- · Complementary Waveform Generator (CWG):
  - Rising and falling edge dead-band control
  - Full-bridge, half-bridge, 1-channel drive
  - Multiple signal sources
- Two Capture/Compare/PWM (CCP) module:
  - 16-bit resolution for Capture/Compare modes
  - 10-bit resolution for PWM mode
- Four 10-Bit PWMs
- Numerically Controlled Oscillator (NCO):
  - Generates true linear frequency control and increased frequency resolution
  - Input Clock: 0 Hz <  $F_{NCO}$  < 32 MHz Resolution:  $F_{NCO}/2^{20}$
- Communication:
  - Up to two EUSART, RS-232, RS-485, LIN compatible
  - Up to two SPI
  - Two I<sup>2</sup>C, SMBus, PMBus™ compatible

# **Digital Peripherals (Cont.)**

- I/O Pins:
  - Individually programmable pull-ups
  - Slew rate control
  - Interrupt-on-change with edge-select
  - Input level selection control (ST or TTL)
- Digital open-drain enable
- Peripheral Pin Select (PPS):
  - Enables pin mapping of digital I/O

# **Analog Peripherals**

- Analog-to-Digital Converter (ADC):
  - 10-bit with up to 43 external channelsOperates in Sleep
- Two Comparators:
  - FVR, DAC and external input pin available on inverting and noninverting input
  - Software selectable hysteresis
  - Outputs available internally to other modules, or externally through PPS
- 5-Bit Digital-to-Analog Converter (DAC):
  - 5-bit resolution, rail-to-rail
  - Positive Reference Selection
  - Unbuffered I/O pin output
  - Internal connections to ADCs and comparators
- Voltage Reference:
  - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels
- Zero-Cross Detect module
  - AC high voltage zero-crossing detection for simplifying TRIAC control
  - Synchronized switching control and timing

# **Flexible Oscillator Structure**

- High-Precision Internal Oscillator:
  - Software selectable frequency range up to 32 MHz, ±1% typical
- x2/x4 PLL with Internal and External Sources
- Low-Power Internal 32 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
- External Oscillator Block with:
  - Three crystal/resonator modes up to 20 MHz
  - Three external clock modes up to 32 MHz
- Fail-Safe Clock Monitor:
  - Allows for safe shutdown if primary clock stops
- Oscillator Start-up Timer (OST):
- Ensures stability of crystal oscillator resources

# PIC16(L)F15354/55

#### TABLE 1: PIC16(L)F153XX FAMILY TYPES

Device	Data Sheet Index	Program Flash Memory (KW)	Program Flash Memory (KB)	Storage Area Flash (B)	Data SRAM (bytes)	I/OPins	10-bit ADC	5-bit DAC	Comparator	8-bit/ (with HLT) Timer	16-bit Timer	Window Watchdog Timer	CCP/10-bit PWM	CWG	NCO	CLC	Zero-Cross Detect	Temperature Sensor	Memory Access Partition	<b>Device Information Area</b>	EUSART/ I2C-SPI	Peripheral Pin Select	Peripheral Module Disable	Debug <sup>(1)</sup>
PIC16(L)F15313	(C)	2	3.5	224	256	6	5	1	1	1	2	Y	2/4	1	1	4	Y	Υ	Y	Y	1/1	Y	Y	I
PIC16(L)F15323	(C)	2	3.5	224	256	12	11	1	2	1	2	Υ	2/4	1	1	4	Y	Υ	Υ	Υ	1/1	Υ	Υ	Ι
PIC16(L)F15324	(D)	4	7	224	512	12	11	1	2	1	2	Υ	2/4	1	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	I
PIC16(L)F15325	(B)	8	14	224	1024	12	11	1	2	1	2	Υ	2/4	1	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	Ι
PIC16(L)F15344	(D)	4	7	224	512	18	17	1	2	1	2	Υ	2/4	1	1	4	Υ	Y	Υ	Υ	2/1	Υ	Υ	Ι
PIC16(L)F15345	(B)	8	14	224	1024	18	17	1	2	1	2	Υ	2/4	1	1	4	Υ	Υ	Υ	Υ	2/1	Υ	Υ	I
PIC16(L)F15354	(A)	4	7	224	512	25	24	1	2	1	2	Υ	2/4	1	1	4	Υ	Υ	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15355	(A)	8	14	224	1024	25	24	1	2	1	2	Υ	2/4	1	1	4	Υ	Y	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15356	(E)	16	28	224	2048	25	24	1	2	1	2	Υ	2/4	1	1	4	Y	Y	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15375	(E)	8	14	224	1024	36	35	1	2	1	2	Υ	2/4	1	1	4	Y	Υ	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15376	(E)	16	28	224	2048	36	35	1	2	1	2	Υ	2/4	1	1	4	Y	Υ	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15385	(E)	8	14	224	1024	44	43	1	2	1	2	Υ	2/4	1	1	4	Y	Y	Υ	Υ	2/2	Υ	Υ	Ι
PIC16(L)F15386	(E)	16	28	224	2048	44	43	1	2	1	2	Υ	2/4	1	1	4	Y	Y	Υ	Υ	2/2	Υ	Υ	Ι

**Note 1:** I - Debugging integrated on chip.

#### **Data Sheet Index:**

Α:	DS40001853B	PIC16(L)F15354/5 Data Sheet, 28-Pin
в:	Future Release	PIC16(L)F15325/45 Data Sheet, 14/20-Pin
C:	Future Release	PIC16(L)F15313/23 Data Sheet, 8/14-Pin
D:	Future Release	PIC16(L)F15324/44 Data Sheet, 14/20-Pin
E:	Future Release	PIC16(L)F15356/75/76/85/86 Data Sheet, 28/40/48-Pin
lote:	For other small forr	n-factor package availability and marking information, pl


**Note:** For other small form-factor package availability and marking information, please visit www.microchip.com/ packaging or contact your local sales office.

# PIC16(L)F15354/55

#### TABLE 2:PACKAGES

Device	(S)PDIP	SOIC	SSOP	UQFN (4x4)	UQFN (6x6)
PIC16(L)F15354	•	•	•	•	•
PIC16(L)F15355	•	•	•	•	•

# **PIN DIAGRAMS**



# **PIN ALLOCATION TABLES**

Preliminary

TABLE 3:

I/O <sup>(2)</sup>	28-Pin PDIP/SOIC/SSOP	28-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	Timers	ссь	WMd	СМС	dSSW	ZCD	EUSART	СГС	CLKR	Interrupt	dn-IInd	Basic
RA0	2	27	ANA0	_	C1IN0- C2IN0-	_	_	_	_		—	_	_	_	CLCIN0 <sup>(1)</sup>		IOCA0	Y	—
RA1	3	28	ANA1	—	C1IN1- C2IN1-	—	—	_	—	_	—	—	_	—	CLCIN1 <sup>(1)</sup>	_	IOCA1	Y	—
RA2	4	1	ANA2	_	C1IN0+ C2IN0+	_	DAC1OUT1	_	_	_	_	_	_	_	_	_	IOCA2	Y	_
RA3	5	2	ANA3	VREF+	C1IN1+	_	DAC1REF+		_		_	-	_	-	_		IOCA3	Y	_
RA4	6	3	ANA4	_	_	_	_	T0CKI	_	_	_	_	_	_	_	_	IOCA4	Υ	_
RA5	7	4	ANA5	_		_	_		_		_	SS1 <sup>(1)</sup>	_	_	_	_	IOCA5	Y	_
RA6	10	7	ANA6	_	_	_	_		_	_	_	-	_	_	_		IOCA6	Y	CLKOUT OSC2
RA7	9	6	ANA7	_	_	_	_	_	_	_	_	_	_	_	_	_	IOCA7	Y	CLKIN OSC1
RB0	21	18	ANB0	_	C2IN1+	-	_	_	_	_	CWG1IN <sup>(1)</sup>	SS2 <sup>(1)</sup>	ZCD1	_	_	_	INT <sup>(1)</sup> IOCB0	Y	-
RB1	22	19	ANB1	_	C1IN3- C2IN3-	_	_	_	_	_	-	SCK2, SCL2 <sup>(1,4)</sup>	_	_	-	_	IOCB1	Y	_
RB2	23	20	ANB2	_	_	_	_	_	_	_	_	SDA2, SDI2 <sup>(1,4)</sup>	_	_	_	_	IOCB2	Y	_
RB3	24	21	ANB3	_	C1IN2- C2IN2-	_	_	_	_	_	_	_	_	_	_	_	IOCB3	Y	_
RB4	25	22	ANB4 ADACT <sup>(1)</sup>	_	_	_	_	_	_	_	-	_	_	_	-	_	IOCB4	Y	_
RB5	26	23	ANB5	_	—	—	—	T1G <sup>(1)</sup>	_	I	_	_	_	_	_		IOCB5	Y	_
RB6	27	24	ANB6	_	_	_	_		_	_	—	_	_	TX2 CK2 <sup>(1)</sup>	CLCIN2 <sup>(1)</sup>		IOCB6	Y	ICSPCLK
RB7	28	25	ANB7	_	_	_	DAC1OUT2	-	_	-	_	_	_	RX2 DT2 <sup>(1)</sup>	CLCIN3 <sup>(1)</sup>		IOCB7	Y	ICSPDAT
Note							on may be mov appable. These												

28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355)

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers. 3:

These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds. 4:

0
2016
Microchip
Technology
Inc.

0

I/O <sup>(2)</sup>	28-Pin PDIP/SOIC/SSOP	28-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	Timers	ССР	PWM	CWG	ASSM	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC0	11	8	ANC0	_	—	—	—	SOSCO T1CKI	_	—		_		—	—	_	IOCC0	Y	—
RC1	12	9	ANC1	—		_	_	SOSCI	CCP2 <sup>(1)</sup>	_	_	_	_	_	_	—	IOCC1	Y	_
RC2	13	10	ANC2	_	—	—	—	—	CCP1 <sup>(1)</sup>	—	—	—	_	—	—	—	IOCC2	Y	—
RC3	14	11	ANC3	_	—	—	_	T2IN <sup>(1)</sup>	_	—	_	SCL1, SCK1 <sup>(1,4)</sup>	_	_	_		IOCC3	Y	_
RC4	15	12	ANC4	_	-	-	_	—	-	—	-	SDA1, SDI1 <sup>(1,4)</sup>	_	-	-	_	IOCC4	Y	-
RC5	16	13	ANC5		—	—	_		—	—	_	_		_	—	_	IOCC5	Y	_
RC6	17	14	ANC6	_	-	-	-	-	-		-	_		TX1 CK1 <sup>(1)</sup>	-		IOCC6	Y	—
RC7	18	15	ANC7	_	_	_	_	-	_	_	_	_	-	RX1 DT1 <sup>(1)</sup>	_	_	IOCC7	Y	_
RE3	1	26	—	_	_	-	_	_	-	_	_	_	_	_	-	_	IOCE3	Y	MCLR VPP
VDD	20	17	—		—	—	_		—	—	_	_		_	—	_		—	Vdd
Vss	8	16	_	_		_	_	_	—	_	_	_	_	_	_	—		—	Vss
Vss	19	5	_	_		_	_	_		—	_	_	_	—		_	_	—	Vss
VSEL0	19	17	—	_	—	_	—	—	—	—	—	_	_	_	—	_	—	—	_
	—	_	_	_	C1OUT	NCO10UT	—	TMR0	CCP1	PWM3	CWG1A CWG2A	SDO1/2	_	DT	CLC10UT	CLKR	_	—	—
OUT <sup>(2)</sup>	_		—	—	C2OUT	—	—	_	CCP2	PWM4	CWG1B CWG2B	SCK1/2		СК	CLC2OUT	_	_	—	—
	_		—	_	_	—	_		_	PWM5	CWG1C CWG2C	SCL1/2 <sup>(3,4)</sup>	Ι	тх	CLC3OUT	_	_	_	—
	_	_	_	_	_	_	_	_	_	PWM6	CWG1D CWG2D	SDA1/2 <sup>(3,4)</sup>		_	CLC4OUT	_	-	_	_

TABLE 3: 28-PIN ALLOCATION TABLE (PIC16(L)F15354, PIC16(L)F15355) (CONTINUED)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

PIC16(L)F15354/55

#### **Table of Contents**

1.0	Device Overview	
2.0	Guidelines for Getting Started with PIC16(L)F15354/55 Microcontrollers	19
3.0	Enhanced Mid-Range CPU	22
4.0	Memory Organization	24
5.0	Device Configuration	74
6.0	Device Information Area	84
7.0	Device Configuration Information	86
8.0	Resets	87
9.0	Oscillator Module (with Fail-Safe Clock Monitor)	98
10.0	Interrupts	115
11.0	Power-Saving Operation Modes	137
	Windowed Watchdog Timer (WWDT)	
	Nonvolatile Memory (NVM) Control	
14.0	I/O Ports	170
	Peripheral Pin Select (PPS) Module	
16.0	Peripheral Module Disable	
17.0	Interrupt-On-Change	207
18.0	Fixed Voltage Reference (FVR)	
	Temperature Indicator Module	
	Analog-to-Digital Converter (ADC) Module	
	5-Bit Digital-to-Analog Converter (DAC1) Module	
	Numerically Controlled Oscillator (NCO) Module	
	Comparator Module	
24.0	Zero-Cross Detection (ZCD) Module	260
	Timer0 Module	
	Timer1 Module with Gate Control	
27.0	Timer2 Module With Hardware Limit Timer (HLT)	
28.0		
	Pulse-Width Modulation (PWM)	
30.0	Complementary Waveform Generator (CWG) Module	
31.0	Configurable Logic Cell (CLC)	
	Master Synchronous Serial Port (MSSP) Modules	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	Reference Clock Output Module	
35.0		
36.0		
	Electrical Specifications	
38.0	DC and AC Characteristics Graphs and Charts	
39.0	Development Support	
40.0	Packaging Information	503

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW

The PIC16(L)F15354/55 are described within this data sheet. The PIC16(L)F15354/55 devices are available in 28-pin SPDIP, SSOP, SOIC, and UQFN packages. Figure 1-1 shows a block diagram of the PIC16(L)F15354/55 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

#### TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16(L)F15354/55
Analog-to-Digital Converter		٠
Digital-to-Analog Converter (DAC1)		•
Fixed Voltage Reference (FVR)		•
Enhanced Universal Synchronous/Asynchrono Transmitter (EUSART1 and EUSART2)	ous Receiver/	•
Numerically Controlled Oscillator (NCO1)		•
Temperature Indicator Module (TIM)		•
Zero-Cross Detect (ZCD1)		٠
Capture/Compare/PWM Modules (CCP)		
	CCP1	•
	CCP2	•
Comparator Module (Cx)		
	C1	٠
	C2	•
Configurable Logic Cell (CLC)		
	CLC1	•
	CLC2	٠
	CLC3	٠
	CLC4	٠
Complementary Waveform Generator (CWG)	014/04	
Maatar Synahranaus Sarial Parta (MSSP)	CWG1	•
Master Synchronous Serial Ports (MSSP)	MSSP1	•
	MSSP1 MSSP2	-
Pulse-Width Modulator (PWM)	110012	•
	PWM3	•
	PWM4	•
	PWM5	•
	PWM6	•
Timers		
	Timer0	٠
	Timer1	•
	Timer2	٠

### 1.1 Register and Bit Naming Conventions

#### 1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

#### 1.1.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

#### 1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

#### 1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

### 1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

#### Example 2:

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

#### 1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

#### 1.1.3.1 Status, Interrupt, and Mirror Bits


Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

#### 1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP

# FIGURE 1-1: PIC16(L)F15354/55 BLOCK DIAGRAM



Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 <sup>(1)</sup> /	RA0	TTL/ST	CMOS/OD	General purpose I/O.
IOCA0	ANA0	AN	_	ADC Channel A0 input.
	C1IN0-	AN	_	Comparator 1 negative input.
	C2IN0-	AN	_	Comparator 2 negative input.
	CLCIN0 <sup>(1)</sup>	TTL/ST	_	Configurable Logic Cell source input.
	IOCA0	TTL/ST	-	Interrupt-on-change input.
RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 <sup>(1)</sup> / IOCA1	RA1	TTL/ST	CMOS/OD	General purpose I/O.
IOCAT	ANA1	AN	_	ADC Channel A1 input.
	C1IN1-	AN		Comparator 1 negative input.
	C2IN1-	AN	_	Comparator 2 negative input.
	CLCIN1 <sup>(1)</sup>	TTL/ST	_	Configurable Logic Cell source input.
	IOCA1	TTL/ST	-	Interrupt-on-change input.
RA2/ANA2/C1IN0+/C2IN0+/VREF-/ DAC1OUT1/IOCA2	RA2	TTL/ST	CMOS/OD	General purpose I/O.
DACTOUTINOCAZ	ANA2	AN	_	ADC Channel A2 input.
	C1IN0+	AN		Comparator 2 positive input.
	C2IN0+	AN	I	Comparator 2 positive input.
	DAC1OUT1	—	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	-	Interrupt-on-change input.
RA3/ANA3/C1IN1+/VREF+/IOCA3/ DAC1REF+	RA3	TTL/ST	CMOS/OD	General purpose I/O.
DAGTREFT	ANA3	AN	I	ADC Channel A3 input.
	C1IN1+	AN		Comparator 1 positive input.
	VREF+	AN	I	External ADC and/or DAC positive reference input.
	IOCA3	TTL/ST	I	Interrupt-on-change input.
	DAC1REF+	TTL/ST	AN	DAC positive reference.
RA4/ANA4/T0CKI <sup>(1)</sup> /IOCA4	RA4	TTL/ST	CMOS/OD	General purpose I/O.
	ANA4	AN	_	ADC Channel A4 input.
	Т0СКІ <sup>(1)</sup>	TTL/ST	_	Timer0 clock input.
	IOCA4	TTL/ST	_	Interrupt-on-change input.
RA5/ANA5/SS1 <sup>(1)</sup> /IOCA5	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	ANA5	AN	_	ADC Channel A5 input.
	SS1 <sup>(1)</sup>	TTL/ST	_	MSSP1 SPI slave select input.
	IOCA5	TTL/ST	_	Interrupt-on-change input.

<b>TABLE 1-2:</b>	PIC16(L)F15354/55 PINOUT DESCRIPTION
-------------------	--------------------------------------

OD I<sup>2</sup>C CMOS = CMOS compatible input or output Legend: AN = Analog input or output = Open-Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels = Schmitt Trigger input with I<sup>2</sup>C HV = High Voltage XTAL = Crystal levels

Note

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal. 1:

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 15-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for  $l^2C$  logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the  $l^2C$  specific or SMBus input buffer thresholds. 4:

#### **TABLE 1-2:** PIC16(L)F15354/55 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description					
RA6/ANA6/OSC2/CLKOUT/IOCA6	RA6	TTL/ST	CMOS/OD	General purpose I/O.					
	ANA6	AN	_	ADC Channel A6 input.					
	OSC2	_	XTAL	External Crystal/Resonator (LP, XT, HS modes) driver out- put.					
	CLKOUT	—	CMOS/OD	Fosc/4 digital output (in non-crystal/resonator modes).					
	IOCA6	TTL/ST	-	Interrupt-on-change input.					
RA7/ANA7/OSC1/CLKIN/IOCA7	RA7	TTL/ST	CMOS/OD	General purpose I/O.					
	ANA7	AN	_	ADC Channel A7 input.					
	OSC1	XTAL	_	External Crystal/Resonator (LP, XT, HS modes) driver input					
	CLKIN	TTL/ST	_	External digital clock input.					
	IOCA7	TTL/ST	_	Interrupt-on-change input.					
RB0/ANB0/C2IN1+/ZCD1/SS2 <sup>(1)</sup> / CWG1IN <sup>(1)</sup> /INT <sup>(1)</sup> /IOCB0	RB0	TTL/ST	CMOS/OD	General purpose I/O.					
CWG1IN <sup>(1</sup> /INT <sup>(1</sup> /IOCB)	ANB0	AN		ADC Channel B0 input.					
	C2IN1+	AN	_	Comparator 2 positive input.					
	ZCD1	AN	AN	Zero-cross detect input pin (with constant current sink/ source).					
	SS2 <sup>(1)</sup>	TTL/ST	-	MSSP2 SPI slave select input.					
	CWG1IN <sup>(1)</sup>	TTL/ST	_	Complementary Waveform Generator 1 input.					
	INT <sup>(1)</sup>	TTL/ST	_	External interrupt request input.					
	IOCB0	TTL/ST	-	Interrupt-on-change input.					
RB1/ANB1/C1IN3-/C2IN3-/SCL2 <sup>(3,4)</sup> / SCK2 <sup>(1)</sup> /IOCB1	RB1	TTL/ST	CMOS/OD	General purpose I/O.					
	ANB1	AN	_	ADC Channel B1 input.					
	C1IN3-	AN	_	Comparator 1 negative input.					
	C2IN3-	AN	-	Comparator 2 negative input.					
	SCL2 <sup>(3,4)</sup>	l <sup>2</sup> C	OD	MSSP2 I <sup>2</sup> C clock input/output.					
	SCK2 <sup>(1)</sup>	TTL/ST	CMOS/OD	MSSP2 SPI serial clock (default input location, SCK2 is a PPS remappable input and output).					
	IOCB1	TTL/ST	-	Interrupt-on-change input.					
RB2/ANB2/SDA2 <sup>(3,4)</sup> /SDI2 <sup>(1)</sup> /IOCB2	RB2	TTL/ST	CMOS/OD	General purpose I/O.					
	ANB2	AN	_	ADC Channel B2 input.					
	SDA2 <sup>(3,4)</sup>	l <sup>2</sup> C	OD	MSSP2 I <sup>2</sup> C serial data input/output.					
	SDI2 <sup>(1)</sup>	TTL/ST		MSSP2 SPI serial data input.					
	IOCB2	TTL/ST	_	Interrupt-on-change input.					

TTL = TTL compatible input ST HV = High Voltage XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal.

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin 2: options as described in Table 15-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, 4: instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

Name	Function	Input Type	Output Type	Description	
RB3/ANB3/C1IN2-/C2IN2-/IOCB3	RB3	TTL/ST	CMOS/OD	General purpose I/O.	
	ANB3	AN	_	ADC Channel B3 input.	
	C1IN2-	AN	_	Comparator 1 negative input.	
	C2IN2-	AN	_	Comparator 2 negative input.	
	IOCB3	TTL/ST	_	Interrupt-on-change input.	
RB4/ANB4/ADACT <sup>(1)</sup> /IOCB4	RB4	TTL/ST	CMOS/OD	General purpose I/O.	
	ANB4	AN	_	ADC Channel B4 input.	
	ADACT <sup>(1)</sup>	TTL/ST	_	ADC Auto-Conversion Trigger input.	
	IOCB4	TTL/ST	_	Interrupt-on-change input.	
RB5/ANB5/T1G <sup>(1)</sup> /IOCB5	RB5	TTL/ST	CMOS/OD	General purpose I/O.	
	ANB5	AN	_	ADC Channel B5 input.	
	T1G <sup>(1)</sup>	ST	_	Timer1 Gate input.	
	IOCB5	TTL/ST	_	Interrupt-on-change input.	
RB6/ANB6/CLCIN2 <sup>(1)</sup> /IOCB6/TX2/	RB6	TTL/ST	CMOS/OD	General purpose I/O.	
CK2 <sup>(3)</sup> /ICSPCLK	ANB6	AN	_	ADC Channel B6 input.	
	CLCIN2 <sup>(1)</sup>	TTL/ST	_	Configurable Logic Cell source input.	
	IOCB6	TTL/ST	_	Interrupt-on-change input.	
	TX2	—	CMOS	EUSART2 asynchronous.	
	CK2 <sup>(3)</sup>	TTL/ST	CMOS/OD	EUSART2 synchronous mode clock input/output.	
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock inpu	
RB7/ANB7/RX2/DT2/CLCIN3 <sup>(1)</sup> / IOCB7/DAC1OUT2/ICSPDAT	RB7	TTL/ST	CMOS/OD	General purpose I/O.	
	ANB7	AN	_	ADC Channel B7 input.	
	CLCIN3 <sup>(1)</sup>	TTL/ST	_	Configurable Logic Cell source input.	
	IOCB7	TTL/ST	_	Interrupt-on-change input.	
	RX2 <sup>(1)</sup>	TTL/ST	_	EUSART2 Asynchronous mode receiver data input.	
	DT2 <sup>(3)</sup>	TTL/ST	CMOS/OD	EUSART2 Synchronous mode data input/output.	
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.	
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ and debugging data input output.	
RC0/ANC0/T1CKI(1)/IOCC0/SOSCO	RC0	TTL/ST	CMOS/OD	General purpose I/O.	
	ANC0	AN	—	ADC Channel C0 input.	
	T1CKI <sup>(1)</sup>	TTL/ST	—	Timer1 external digital clock input.	
	IOCC0	TTL/ST	_	Interrupt-on-change input.	
	SOSCO	_	AN	32.768 kHz secondary oscillator crystal driver output.	

**TABLE 1-2:** PIC16(L)F15354/55 PINOUT DESCRIPTION (CONTINUED)

Note

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ HV = High Voltage XTAL = Crystal levels This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin entities and postfield in Table 15.2 1:

2: options as described in Table 15-3. This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and

3: PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

#### **TABLE 1-2:** PIC16(L)F15354/55 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC1/ANC1/CCP2 <sup>(1)</sup> /IOCC1/SOSCI	RC1	TTL/ST	CMOS/OD	General purpose I/O.
	ANC1	AN	_	ADC Channel C1 input.
	CCP2 <sup>(1)</sup>	TTL/ST	CMOS/OD	CCP2 Capture Input.
	IOCC1	TTL/ST	_	Interrupt-on-change input.
	SOSCI	AN	_	32.768 kHz secondary oscillator crystal driver input.
RC2/ANC2/CCP1 <sup>(1)</sup> /IOCC2	RC2	TTL/ST	CMOS/OD	General purpose I/O.
	ANC2	AN	_	ADC Channel C2 input.
	CCP1 <sup>(1)</sup>	TTL/ST	CMOS/OD	CCP1 Capture Input.
	IOCC2	TTL/ST	_	Interrupt-on-change input.
RC3/ANC3/SCL1 <sup>(3,4)</sup> /SCK1 <sup>(1)</sup> /T2IN <sup>(1)</sup> / IOCC3	RC3	TTL/ST	CMOS/OD	General purpose I/O.
10003	ANC3	AN	_	ADC Channel C3 input.
	SCL1 <sup>(3,4)</sup>	l <sup>2</sup> C	OD	MSSP1 I <sup>2</sup> C input/output.
	SCK1 <sup>(1)</sup>	TTL/ST	CMOS/OD	MSSP1 SPI clock input/output (default input location, SCK? is a PPS remappable input and output).
	T2IN <sup>(1)</sup>	TTL/ST	—	Timer2 external input.
	IOCC3	TTL/ST	_	Interrupt-on-change input.
RC4/ANC4/SDA1 <sup>(3,4)</sup> /SDI1 <sup>(1)</sup> /IOCC4	RC4	TTL/ST	CMOS/OD	General purpose I/O.
	ANC4	AN	_	ADC Channel C4 input.
	SDA1 <sup>(3,4)</sup>	I <sup>2</sup> C	OD	MSSP1 I <sup>2</sup> C serial data input/output.
	SDI1 <sup>(1)</sup>	TTL/ST	—	MSSP1 SPI serial data input.
	IOCC4	TTL/ST	—	Interrupt-on-change input.
RC5/ANC5/IOCC5	RC5	TTL/ST	CMOS/OD	General purpose I/O.
	ANC5	AN	_	ADC Channel C5 input.
	IOCC5	TTL/ST	—	Interrupt-on-change input.
RC6/ANC6/TX1/CK1 <sup>(1)</sup> /IOCC6	RC6	TTL/ST	CMOS/OD	General purpose I/O.
	ANC6	AN	—	ADC Channel C6 input.
	TX1	—	CMOS	EUSART1 asynchronous transmit.
	CK1 <sup>(1)</sup>	TTL/ST	CMOS/OD	EUSART 1 synchronous mode clock input/output.
	IOCC6	TTL/ST	_	Interrupt-on-change input.
RC7/ANC7/RX1/DT1 <sup>(3)</sup> /IOCC7	RC7	TTL/ST	CMOS/OD	General purpose I/O.
	ANC7	AN	_	ADC Channel C7 input.
	RX1	TTL/ST	—	EUSART1 Asynchronous mode receiver data input.
	DT1 <sup>(3)</sup>	TTL/ST	CMOS/OD	EUSART1 Synchronous mode data input/output.
	IOCC7	TTL/ST	_	Interrupt-on-change input.

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx 1:

pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 15-3. 2:

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

Note

#### **TABLE 1-2:** PIC16(L)F15354/55 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description	
RE3/ANE3/IOCE3/MCLR/Vpp	RE3	TTL/ST	_	General purpose input only (when MCLR is disabled by the Configuration bit).	
	IOCE3	TTL/ST	—	Interrupt-on-change input.	
	MCLR	ST	—	Master clear input with internal weak pull up resistor.	
	Vpp	HV	_	ICSP™ High-Voltage Programming mode entry input.	
VDD	Vdd	Power	—	Positive supply voltage input.	
Vss		Power	_	Ground reference.	
Legend: AN = Analog input or outp TTL = TTL compatible input			mpatible input or ou igger input with CM		

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx Note 1: pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 15-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

	TABLE 1-2:	PIC16(L)F15354/5	5 PINOUT DE	SCRIPTION (	(CONTINUED)
--	------------	------------------	-------------	-------------	-------------

lame	Function	Input Type	Output Type	Description
OUT <sup>(2)</sup>	C1OUT	_	CMOS/OD	Comparator 1 output.
	C2OUT	_	CMOS/OD	Comparator 2 output.
	SDO1	_	CMOS/OD	MSSP1 SPI serial data output.
	SCK1	_	CMOS/OD	MSSP1 SPI serial clock output.
	SDO2	_	CMOS/OD	MSSP2 SPI serial data output.
	SCK2	_	CMOS/OD	MSSP2 SPI serial clock output.
	TX1		CMOS/OD	EUSART1 Asynchronous mode transmitter data output.
	CK1 <sup>(3)</sup>	_	CMOS/OD	EUSART1 Synchronous mode clock output.
	TX2		CMOS/OD	EUSART2 Asynchronous mode transmitter data output.
	CK2 <sup>(3)</sup>	_	CMOS/OD	EUSART2 Synchronous mode clock output.
	DT <sup>(3)</sup>	_	CMOS/OD	EUSART Synchronous mode data output.
	TMR0	_	CMOS/OD	Timer0 output.
	CCP1		CMOS/OD	CCP2 output (compare/PWM functions).
	CCP2	_	CMOS/OD	CCP2 output (compare/PWM functions).
	PWM3OUT		CMOS/OD	PWM3 output.
	PWM4OUT	_	CMOS/OD	PWM4 output.
	PWM5OUT		CMOS/OD	PWM5 output.
	PWM6OUT		CMOS/OD	PWM6 output.
	CWG1A	-	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	_	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	_	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	_	CMOS/OD	Complementary Waveform Generator 1 output D.
	CLC1OUT	_	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	—	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	_	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	_	CMOS/OD	Configurable Logic Cell 4 output.
	NCO1	—	CMOS/OD	Numerically Controller Oscillator output.
	CLKR	_	CMOS/OD	Clock Reference module output.

HV = High Voltage XTAL = Crystal levels

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-2 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 15-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for  $l^2C$  logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the  $l^2C$  specific or SMBus input buffer thresholds. 4:

Note

# 2.0 GUIDELINES FOR GETTING STARTED WITH PIC16(L)F15354/55 MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC16(L)F15354/55 family of 8bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

 All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.4 "ICSP<sup>™</sup> Pins")
- OSCI and OSCO pins when an external oscillator source is used


(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in Figure 2-1.





# 2.2 Power Supply Pins

## 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins (VDD and VSS) is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.


# 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



# 2.4 ICSP<sup>™</sup> Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 39.0 "Development Support**".

# 2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.


In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).


For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>™</sup> and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

# 2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output to logic low.





# 3.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 48 instructions. Interrupt capability includes automatic context saving.

FIGURE 3-1: CORE DATA PATH DIAGRAM

Rev. 10-000055B 8/23/2016 15 Configuration Data Bus 8 15 Program Counter Flash MUX Program Memory 16-Level Stack RAM (15-bit) 14 Program 12 Program Memory RAM Addr Bus Read (PMR) Addr MUX Instruction Reg Indirect Direct Addr Addr 7 12 5 12 BSR Reg 15 FSR0 Reg 15 FSR1 Reg STATUS Reg 8 MUX Power-up Instruction Timer Decode and Power-on Control Reset ALU Watchdog OSC1/CLKIN  $\boxtimes$ Timer Brown-out OSC2/CLKOUT Timing Reset W Reg Generation SOSCI  $\boxtimes$ SOSCO  $\boxtimes$ 凶 凶 Vdd Vss Internal Oscillator Block

The hardware stack is 16-levels deep and has

Overflow and Underflow Reset capability. Direct,

Indirect, and Relative Addressing modes are available.

Two File Select Registers (FSRs) provide the ability to

read program and data memory.

# 3.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 10.5 "Automatic Context Saving"** for more information.

# 3.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See Section 4.5 "Stack" for more details.

# 3.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. See Section 4.6 "Indirect Addressing" for more details.

# 3.4 Instruction Set

There are 48 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 36.0 "Instruction Set Summary**" for more details.

# 4.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Program Flash Memory
  - Device Information Area (DIA)
  - Device Configuration Information (DCI)
  - Revision ID
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing
- NVMREG access

#### TABLE 4-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Size (Words)	Last Program Memory Address
PIC16(L)F15354	4096	0FFFh
PIC16(L)F15355	8192	1FFFh

### 4.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing  $32K \times 14$  program memory space. Table 4-1 shows the memory sizes implemented. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 4-1).

