

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PIC18F2331/2431/4331/4431 Data Sheet

28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-490-2

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

14-Bit Power Control PWM Module:

- · Up to 4 Channels with Complementary Outputs
- · Edge or Center-Aligned Operation
- · Flexible Dead-Band Generator
- · Hardware Fault Protection Inputs
- · Simultaneous Update of Duty Cycle and Period:
 - Flexible Special Event Trigger output

Motion Feedback Module:

- · Three Independent Input Capture Channels:
 - Flexible operating modes for period and pulse-width measurement
 - Special Hall sensor interface module
 - Special Event Trigger output to other modules
- · Quadrature Encoder Interface:
 - 2-phase inputs and one index input from encoder
 - High and low position tracking with direction status and change of direction interrupt
 - Velocity measurement

High-Speed, 200 ksps 10-Bit A/D Converter:

- · Up to 9 Channels
- · Simultaneous, Two-Channel Sampling
- · Sequential Sampling: 1, 2 or 4 Selected Channels
- · Auto-Conversion Capability
- · 4-Word FIFO with Selectable Interrupt Frequency
- · Selectable External Conversion Triggers
- · Programmable Acquisition Time

Flexible Oscillator Structure:

- Four Crystal modes up to 40 MHz
- · Two External Clock modes up to 40 MHz
- · Internal Oscillator Block:
 - 8 user-selectable frequencies: 31 kHz to 8 MHz
- OSCTUNE can compensate for frequency drift
- · Secondary Oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor:
 - Allows for safe shutdown of device if clock fails

Power-Managed Modes:

- · Run: CPU on, Peripherals on
- · Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Ultra Low, 50 nA Input Leakage
- Idle mode Currents Down to 5.8 μA, Typical
- Sleep Current Down to 0.1 μA, Typical
- Timer1 Oscillator, 1.8 μA, Typical, 32 kHz, 2V
- Watchdog Timer (WDT), 2.1 μA, typical
- · Oscillator Two-Speed Start-up
 - Fast wake from Sleep and Idle, 1 µs, typical

Peripheral Highlights:


- · High-Current Sink/Source 25 mA/25 mA
- Three External Interrupts
- · Two Capture/Compare/PWM (CCP) modules
- Enhanced USART module:
 - Supports RS-485, RS-232 and LIN/J2602
 - Auto-wake-up on Start bit
 - Auto-Baud Detect

Special Microcontroller Features:

- 100,000 Erase/Write Cycle Enhanced Flash Program Memory, Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory, Typical
- · Flash/Data EEPROM Retention: 100 Years
- · Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins:
 - Drives PWM outputs safely when debugging


	Prog	ram Memory	Data	Data Memory				SSP			ıre ır		
Device	Flash (bytes)	#Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	ССР	SPI	Slave I ² C™	EUSART	Quadrature Encoder	14-Bit PWM (ch)	Timers 8/16-Bit
PIC18F2331	8192	4096	768	256	24	5	2	Υ	Υ	Υ	Υ	6	1/3
PIC18F2431	16384	8192	768	256	24	5	2	Υ	Υ	Υ	Υ	6	1/3
PIC18F4331	8192	4096	768	256	36	9	2	Υ	Υ	Y	Υ	8	1/3
PIC18F4431	16384	8192	768	256	36	9	2	Υ	Υ	Y	Υ	8	1/3

Pin Diagrams



Pin Diagrams (Continued)






Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.


2: RD4 is the alternate pin for $\overline{\text{FLTA}}$.

3: RD5 is the alternate pin for PWM4.

Pin Diagrams (Continued)



Pin Diagrams (Continued)



- Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.
 - 2: For the QFN package, it is recommended that the bottom pad be connected to Vss.
 - 3: RD4 is the alternate pin for FLTA.
 - 4: RD5 is the alternate pin for PWM4.

Table of Contents

1.0	Device Overview	11
2.0	Guidelines for Getting Started with PIC18F Microcontrollers	25
3.0	Oscillator Configurations	29
4.0	Power-Managed Modes	39
5.0	Reset	47
6.0	Memory Organization	61
7.0	Data EEPROM Memory	79
8.0	Flash Program Memory	85
9.0	8 x 8 Hardware Multiplier	
10.0	Interrupts	97
11.0	I/O Ports	113
12.0	Timer0 Module	127
13.0	Timer1 Module	131
14.0	Timer2 Module	136
15.0	Timer5 Module	139
16.0	Capture/Compare/PWM (CCP) Modules	145
	Motion Feedback Module	
18.0	Power Control PWM Module	173
19.0	Synchronous Serial Port (SSP) Module	205
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
21.0	10-Bit High-Speed Analog-to-Digital Converter (A/D) Module	239
22.0	Low-Voltage Detect (LVD)	257
23.0	Special Features of the CPU	263
	Instruction Set Summary	
25.0	Development Support	325
26.0	Electrical Characteristics	329
27.0	Packaging Information	363
Appe	endix A: Revision History	375
Appe	endix B: Device Differences	375
	endix C: Conversion Considerations	
Appe	endix D: Migration from Baseline to Enhanced Devices	376
Appe	endix E: Migration From Mid-Range to Enhanced Devices	377
	endix F: Migration From High-End to Enhanced Devices	
INDE	EX	379
The I	Microchip Web Site	389
Custo	tomer Change Notification Service	389
	tomer Support	
	der Response	
Prod	tuct Identification System	301

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

PIC18F2331
 PIC18F2431
 PIC18F2431
 PIC18F4331
 PIC18F4331
 PIC18F4431
 PIC18F4431

This family offers the advantages of all PIC18 microcontrollers — namely, high computational performance at an economical price, with the addition of high-endurance enhanced Flash program memory and a high-speed 10-bit A/D Converter. On top of these features, the PIC18F2331/2431/4331/4431 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power control and motor control applications. These special peripherals include:

- 14-Bit Resolution Power Control PWM module (PCPWM) with Programmable Dead-Time Insertion
- Motion Feedback Module (MFM), including a 3-Channel Input Capture (IC) module and Quadrature Encoder Interface (QEI)
- High-Speed 10-Bit A/D Converter (HSADC)

The PCPWM can generate up to eight complementary PWM outputs with dead-band time insertion. Overdrive current is detected by off-chip analog comparators or the digital Fault inputs (FLTA, FLTB).

The MFM Quadrature Encoder Interface provides precise rotor position feedback and/or velocity measurement. The MFM 3x input capture or external interrupts can be used to detect the rotor state for electrically commutated motor applications using Hall sensor feedback, such as BLDC motor drives.

PIC18F2331/2431/4331/4431 devices also feature Flash program memory and an internal RC oscillator with built-in LP modes.

1.1 New Core Features

1.1.1 nanoWatt Technology

All of the devices in the PIC18F2331/2431/4331/4431 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run
 with its CPU core disabled, but the peripherals are
 still active. In these states, power consumption
 can be reduced even further, to as little as 4% of
 normal operation requirements.

- On-the-Fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μA, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2331/2431/4331/4431 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes, with the same pin options as the External Clock modes.
- An internal oscillator block, which provides an 8 MHz clock and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies (from 125 kHz to 4 MHz) for a total of 8 clock frequencies.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and Internal Oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.
- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- Memory Endurance: The enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 100 years.
- Self-Programmability: These devices can write
 to their own program memory spaces under internal software control. By using a bootloader routine
 located in the protected boot block at the top of
 program memory, it becomes possible to create
 an application that can update itself in the field.
- Power Control PWM Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown on Fault detection and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- Extended Watchdog Timer (WDT): This
 enhanced version incorporates a 16-bit prescaler,
 allowing an extended time-out range that is stable
 across operating voltage and temperature. See
 Section 26.0 "Electrical Characteristics" for
 time-out periods.

- High-Speed 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Motion Feedback Module (MFM): This module features a Quadrature Encoder Interface (QEI) and an Input Capture (IC) module. The QEI accepts two phase inputs (QEA, QEB) and one index input (INDX) from an incremental encoder. The QEI supports high and low precision position tracking, direction status and change of direction interrupt and velocity measurement. The input capture features 3 channels of independent input capture with Timer5 as the time base, a Special Event Trigger to other modules and an adjustable noise filter on each IC input.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2331/2431/4331/4431 family are available in 28-pin (PIC18F2331/2431) and 40/44-pin (PIC18F4331/4431) packages. The block diagram for the two groups is shown in Figure 1-1.

The devices are differentiated from each other in three ways:

- 1. Flash program memory (8 Kbytes for PIC18F2331/4331 devices, 16 Kbytes for PIC18F2431/4431).
- 2. A/D channels (5 for PIC18F2331/2431 devices, 9 for PIC18F4331/4431 devices).
- I/O ports (3 bidirectional ports on PIC18F2331/ 2431 devices, 5 bidirectional ports on PIC18F4331/4431 devices).


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2331/2431/4331/4431 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2331), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2331), function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-1: DEVICE FEATURES

Features	PIC18F2331	PIC18F2431	PIC18F4331	PIC18F4431
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	8192	16384	8192	16384
Program Memory (Instructions)	4096	8192	4096	8192
Data Memory (Bytes)	768	768	768	768
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	22	22	34	34
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM modules	2	2	2	2
14-Bit Power Control PWM	(6 Channels)	(6 Channels)	(8 Channels)	(8 Channels)
Motion Feedback Module	1 QEI	1 QEI	1 QEI	1 QEI
(Input Capture/Quadrature	or	or	or	or
Encoder Interface)	3x IC	3x IC	3x IC	3x IC
Serial Communications	SSP,	SSP,	SSP,	SSP,
	Enhanced USART	Enhanced USART	Enhanced USART	Enhanced USART
10-Bit High-Speed Analog-to-Digital Converter module	5 Input Channels	5 Input Channels	9 Input Channels	9 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin SPDIP 28-pin SOIC 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN



DS39616D-page 14




TABLE 1-2: PIC18F2331/2431 PINOUT I/O DESCRIPTIONS

	Pin Nu	mber			
Pin Name	SPDIP, SOIC	QFN	Pin Type	Buffer Type	Description
MCLR/VPP MCLR VPP	1	26	I P	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. High-voltage ICSP™ programming enable pin.
OSC1/CLKI/RA7 OSC1	9	6	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.
CLKI				CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7			I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	10	7	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction
RA6			I/O	TTL	cycle rate. General purpose I/O pin.
					PORTA is a bidirectional I/O port.
RA0/AN0	2	27			·
RA0 AN0			I/O I	TTL Analog	Digital I/O. Analog Input 0.
RA1/AN1 RA1 AN1	3	28	I/O I	TTL Analog	Digital I/O. Analog Input 1.
RA2/AN2/VREF-/CAP1/INDX	4	1			
RA2 AN2			I/O I	TTL Analog	Digital I/O. Analog Input 2.
VREF-			li	Analog	A/D reference voltage (low) input.
CAP1			ı	ST	Input Capture Pin 1.
INDX			I	ST	Quadrature Encoder Interface index input pin.
RA3/AN3/VREF+/CAP2/QEA	5	2			
RA3			I/O	TTL	Digital I/O.
AN3				Analog	Analog Input 3.
VREF+ CAP2				Analog ST	A/D reference voltage (high) input. Input Capture Pin 2.
QEA			 	ST	Quadrature Encoder Interface Channel A input pin.
RA4/AN4/CAP3/QEB	6	3]	The state of the s
RA4			I/O	TTL	Digital I/O.
AN4			I	Analog	Analog Input 4.
CAP3			ı	ST	Input Capture Pin 3.
QEB			ı	ST	Quadrature Encoder Interface Channel B input pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

CMOS = CMOS compatible input or output

I = Input P = Power

TABLE 1-2: PIC18F2331/2431 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Nu	mber	Pin	Buffer				
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description			
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/PWM0 RB0 PWM0	21	18	I/O O	TTL TTL	Digital I/O. PWM Output 0.			
RB1/PWM1 RB1 PWM1	22	19	I/O O	TTL TTL	Digital I/O. PWM Output 1.			
RB2/PWM2 RB2 PWM2	23	20	I/O O	TTL TTL	Digital I/O. PWM Output 2.			
RB3/PWM3 RB3 PWM3	24	21	I/O O	TTL TTL	Digital I/O. PWM Output 3.			
RB4/KBI0/PWM5 RB4 KBI0 PWM5	25	22	I/O I O	TTL TTL TTL	Digital I/O. Interrupt-on-change pin. PWM Output 5.			
RB5/KBI1/PWM4/PGM RB5 KBI1 PWM4 PGM	26	23	I/O I O I/O	TTL TTL TTL ST	Digital I/O. Interrupt-on-change pin. PWM Output 4. Single-Supply ICSP™ Programming entry pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

CMOS = CMOS compatible input or output

I = Input P = Power

TABLE 1-2: PIC18F2331/2431 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Nu	mber	Pin	Buffer Type				
Pin Name	SPDIP, SOIC	QFN	Туре		Description			
					PORTC is a bidirectional I/O port.			
RC0/T1OSO/T1CKI RC0	11	8	I/O	ST	Digital I/O.			
T10SO T1CKI			O 	— ST	Timer1 oscillator output. Timer1 external clock input.			
RC1/T1OSI/CCP2/FLTA	12	9		0.7	B: 1110			
RC1 T1OSI			I/O I	ST Analog	Digital I/O. Timer1 oscillator input.			
CCP2			1/0	ST	Capture 2 input, Compare 2 output, PWM2 output.			
FLTA			ı	ST	Fault interrupt input pin.			
RC2/CCP1	13	10						
RC2			I/O	ST	Digital I/O.			
CCP1			I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.			
RC3/T0CKI/T5CKI/INT0	14	11	1/0	СТ	Digital I/O			
RC3 T0CKI			I/O I	ST ST	Digital I/O. Timer0 alternate clock input.			
T5CKI			li	ST	Timero alternate clock input.			
INT0			ı	ST	External Interrupt 0.			
RC4/INT1/SDI/SDA	15	12			·			
RC4			I/O	ST	Digital I/O.			
INT1			1	ST	External Interrupt 1.			
SDI SDA			 /O	ST I ² C	SPI data in. I ² C™ data I/O.			
	40	40	1/0	I-C				
RC5/INT2/SCK/SCL RC5	16	13	I/O	ST	Digital I/O.			
INT2			1//	ST	External Interrupt 2.			
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.			
SCL			I/O	I ² C	Synchronous serial clock input/output for I ² C mode.			
RC6/TX/CK/SS	17	14						
RC6			I/O	ST	Digital I/O.			
TX			0	 OT	EUSART asynchronous transmit.			
CK SS			I/O I	ST TTL	EUSART synchronous clock (see related RX/DT). SPI slave select input.			
RC7/RX/DT/SDO	18	15						
RC7			I/O	ST	Digital I/O.			
RX			I	ST	EUSART asynchronous receive.			
DT			I/O	ST	EUSART synchronous data (see related TX/CK).			
SDO	0.10		0	_	SPI data out.			
Vss	8, 19	5, 16	P	_	Ground reference for logic and I/O pins.			
VDD	7, 20	4, 17	Р	_	Positive supply for logic and I/O pins.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

CMOS = CMOS compatible input or output

I = Input P = Power

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number		oer	Pin	Buffer	Description			
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description			
MCLR/VPP/RE3 MCLR	1	18	18	ı	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.			
VPP RE3				P I	ST	Programming voltage input. Digital input. Available only when MCLR is disabled.			
OSC1/CLKI/RA7 OSC1	13	30	32	ı	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.			
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)			
RA7				I/O	TTL	General purpose I/O pin.			
OSC2/CLKO/RA6 OSC2	14	31	33	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.			
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.			
RA6				I/O	TTL	General purpose I/O pin.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

- **2:** RD4 is the alternate pin for $\overline{\text{FLTA}}$.
- 3: RD5 is the alternate pin for PWM4.

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin Buffer		Description			
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description			
						PORTA is a bidirectional I/O port.			
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog Input 0.			
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog Input 1.			
RA2/AN2/VREF-/CAP1/ INDX RA2 AN2 VREF- CAP1 INDX	4	21	21	I/O 	TTL Analog Analog ST ST	Digital I/O. Analog Input 2. A/D reference voltage (low) input. Input Capture Pin 1. Quadrature Encoder Interface index input pin.			
RA3/AN3/VREF+/ CAP2/QEA RA3 AN3 VREF+ CAP2 QEA	5	22	22	I/O 	TTL Analog Analog ST ST	Digital I/O. Analog Input 3. A/D reference voltage (high) input. Input Capture Pin 2. Quadrature Encoder Interface Channel A input pin.			
RA4/AN4/CAP3/QEB RA4 AN4 CAP3 QEB	6	23	23	I/O 	TTL Analog ST ST	Digital I/O. Analog Input 4. Input Capture Pin 3. Quadrature Encoder Interface Channel B input pin.			
RA5/AN5/LVDIN RA5 AN5 LVDIN	7	24	24	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 5. Low-Voltage Detect input.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

2: RD4 is the alternate pin for FLTA.

3: RD5 is the alternate pin for PWM4.

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

		n Numl		Pin Buffer		, Description		
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description		
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/PWM0 RB0 PWM0	33	8	9	I/O O	TTL TTL	Digital I/O. PWM Output 0.		
RB1/PWM1 RB1 PWM1	34	9	10	I/O O	TTL TTL	Digital I/O. PWM Output 1.		
RB2/PWM2 RB2 PWM2	35	10	11	I/O O	TTL TTL	Digital I/O. PWM Output 2.		
RB3/PWM3 RB3 PWM3	36	11	12	I/O O	TTL TTL	Digital I/O. PWM Output 3.		
RB4/KBI0/PWM5 RB4 KBI0 PWM5	37	14	14	I/O 	TTL TTL TTL	Digital I/O. Interrupt-on-change pin. PWM Output 5.		
RB5/KBI1/PWM4/ PGM RB5 KBI1 PWM4	38	15	15	1/0 - 0	TTL TTL TTL	Digital I/O. Interrupt-on-change pin. PWM Output 4.		
PGM RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I/O I/O	ST TTL TTL ST	Single-Supply ICSP™ Programming entry pin. Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

CMOS = CMOS compatible input or output

I = Input

P = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

- 2: RD4 is the alternate pin for $\overline{\text{FLTA}}$.
- 3: RD5 is the alternate pin for PWM4.

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nome	Pin Number			Pin	Buffer	Description			
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description			
RC0/T1OSO/T1CKI RC0 T1OSO	15	32	34	1/0	ST —	PORTC is a bidirectional I/O port. Digital I/O. Timer1 oscillator output.			
T1CKI RC1/T1OSI/CCP2/ FLTA	16	35	35	I	ST	Timer1 external clock input.			
RC1 T1OSI CCP2 FLTA				I/O I I/O I	ST CMOS ST ST	Digital I/O. Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output. Fault interrupt input pin.			
RC2/CCP1/FLTB RC2 CCP1 FLTB	17	36	36	I/O I/O I	ST ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Fault interrupt input pin.			
RC3/T0CKI/T5CKI/ INT0 RC3 T0CKI ⁽¹⁾ T5CKI ⁽¹⁾ INT0	18	37	37	I/O 	ST ST ST ST	Digital I/O. Timer0 alternate clock input. Timer5 alternate clock input. External Interrupt 0.			
RC4/INT1/SDI/SDA RC4 INT1 SDI ⁽¹⁾ SDA ⁽¹⁾	23	42	42	I/O /O	ST ST ST I ² C	Digital I/O. External Interrupt 1. SPI data in. I ² C™ data I/O.			
RC5/INT2/SCK/SCL RC5 INT2 SCK ⁽¹⁾ SCL ⁽¹⁾	24	43	43	I/O I I/O I/O	ST ST ST I ² C	Digital I/O. External Interrupt 2. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.			
RC6/TX/CK/SS RC6 TX CK SS	25	44	44	I/O O I/O I	ST — ST ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). SPI slave select input.			
RC7/RX/DT/SDO RC7 RX DT SDO ⁽¹⁾	26	1	1	I/O I/O O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). SPI data out.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

2: RD4 is the alternate pin for $\overline{\text{FLTA}}$.

3: RD5 is the alternate pin for PWM4.

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Decariation				
Pin Name	PDIP	TQFP	QFN	Туре	Type	Description				
						PORTD is a bidirectional I/O port.				
RD0/T0CKI/T5CKI RD0 T0CKI T5CKI	19	38	38	I/O I I	ST ST ST	Digital I/O. Timer0 external clock input. Timer5 input clock.				
RD1/SDO RD1 SDO ⁽¹⁾	20	39	39	I/O O	ST —	Digital I/O. SPI data out.				
RD2/SDI/SDA RD2 SDI ⁽¹⁾ SDA ⁽¹⁾	21	40	40	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C™ data I/O.				
RD3/SCK/SCL RD3 SCK ⁽¹⁾ SCL ⁽¹⁾	22	41	41	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.				
RD4/FLTA RD4 FLTA ⁽²⁾	27	2	2	I/O I	ST ST	Digital I/O. Fault interrupt input pin.				
RD5/PWM4 RD5 PWM4 ⁽³⁾	28	3	3	I/O O	ST TTL	Digital I/O. PWM Output 4.				
RD6/PWM6 RD6 PWM6	29	4	4	I/O O	ST TTL	Digital I/O. PWM Output 6.				
RD7/PWM7 RD7 PWM7	30	5	5	I/O O	ST TTL	Digital I/O. PWM Output 7.				

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input

= Output

Ρ = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

- 2: RD4 is the alternate pin for FLTA.
- 3: RD5 is the alternate pin for PWM4.

TABLE 1-3: PIC18F4331/4431 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin Buffer		Doggvintian			
Pin Name	PDIP	TQFP	QFN	Type	Туре	Description			
						PORTE is a bidirectional I/O port.			
RE0/AN6	8	25	25						
RE0				I/O	ST	Digital I/O.			
AN6				ı	Analog	Analog Input 6.			
RE1/AN7	9	26	26						
RE1				I/O	ST	Digital I/O.			
AN7				ı	Analog	Analog Input 7.			
RE2/AN8	10	27	27						
RE2				I/O	ST	Digital I/O.			
AN8				ı	Analog	Analog Input 8.			
Vss	12,	6, 29	6, 30,	Р	_	Ground reference for logic and I/O pins.			
	31		31						
VDD	11,	7, 28	7, 8,	Р	_	Positive supply for logic and I/O pins.			
	32		28, 29						
NC	_	12, 13, 33, 34	13	NC	NC	No connect.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

CMOS = CMOS compatible input or output

I = Input P = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

2: RD4 is the alternate pin for $\overline{\text{FLTA}}$.

3: RD5 is the alternate pin for PWM4.

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18F MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F2331/2431/4331/4431 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVSs pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.4 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used (see Section 2.5 "External Oscillator Pins")


Additionally, the following pins may be required:

 VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

appropriately.

R1: $10 \text{ k}\Omega$ R2: 100Ω to 470Ω

Note 1: The example shown is for a PIC18F device with five VDD/Vss and AVDD/AVss pairs.

Other devices may have more or less pairs; adjust the number of decoupling capacitors