

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PIC18F2455/2550/4455/4550 Data Sheet

28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

Universal Serial Bus Features:

- · USB V2.0 Compliant
- Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- Supports up to 32 Endpoints (16 bidirectional)
- · 1 Kbyte Dual Access RAM for USB
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- · Interface for Off-Chip USB Transceiver
- Streaming Parallel Port (SPP) for USB streaming transfers (40/44-pin devices only)

Power-Managed Modes:

- · Run: CPU on, Peripherals on
- · Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Idle mode Currents Down to 5.8 μA Typical
- Sleep mode Currents Down to 0.1 μA Typical
- Timer1 Oscillator: 1.1 μA Typical, 32 kHz, 2V
- Watchdog Timer: 2.1 μA Typical
- · Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, including High-Precision PLL for USB
- · Two External Clock modes, Up to 48 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
- User-tunable to compensate for frequency drift
- · Secondary Oscillator using Timer1 @ 32 kHz
- Dual Oscillator Options allow Microcontroller and USB module to Run at Different Clock Speeds
- · Fail-Safe Clock Monitor:
 - Allows for safe shutdown if any clock stops

Peripheral Highlights:

- · High-Current Sink/Source: 25 mA/25 mA
- · Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
 - Capture is 16-bit, max. resolution 5.2 ns (Tcy/16)
 - Compare is 16-bit, max. resolution 83.3 ns (Tcy)
 - PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 - Multiple output modes
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- · Enhanced USART module:
 - LIN bus support
- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- 10-Bit, Up to 13-Channel Analog-to-Digital Converter (A/D) module with Programmable Acquisition Time
- · Dual Analog Comparators with Input Multiplexing


Special Microcontroller Features:

- C Compiler Optimized Architecture with Optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: > 40 Years
- Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
- Programmable Code Protection
- Single-Supply 5V In-Circuit Serial Programming™ (ICSP™) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins
- Optional Dedicated ICD/ICSP Port (44-pin, TQFP package only)
- Wide Operating Voltage Range (2.0V to 5.5V)


	Prog	ram Memory	Data	Data Memory					М	SSP	RT	ators	
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	CCP/ECCP (PWM)	SPP	SPI	Master I ² C™	EUSAF	Comparat	Timers 8/16-Bit
PIC18F2455	24K	12288	2048	256	24	10	2/0	No	Υ	Υ	1	2	1/3
PIC18F2550	32K	16384	2048	256	24	10	2/0	No	Υ	Υ	1	2	1/3
PIC18F4455	24K	12288	2048	256	35	13	1/1	Yes	Υ	Υ	1	2	1/3
PIC18F4550	32K	16384	2048	256	35	13	1/1	Yes	Υ	Υ	1	2	1/3

Pin Diagrams

28-Pin PDIP, SOIC



40-Pin PDIP



Note 1: RB3 is the alternate pin for CCP2 multiplexing.

Pin Diagrams (Continued) RCZ/CCP1/P1A RC1/T10SI/CCP2⁽¹⁾/<u>UOE</u> NC/ICPORTS⁽²⁾ 44-Pin TQFP RC5/D+/VP RC4/D-/VM RD3/SPP3 RD2/SPP2 RD1/SPP1 NC/ICRST(2)/ICVPP(2) RC7/RX/DT/SDO 33 RC0/T10S0/T13CKI RD4/SPP4 RD5/SPP5/P1B 32 □□ ◄ OSC2/CLKO/RA6 31 RD6/SPP6/P1C 30 ----OSC1/CLKI 29 ____ Vss RD7/SPP7/P1D PIC18F4455 28 VDD Vss PIC18F4550 27 RE2/AN7/OESPP VDD RB0/AN12/INT0/FLT0/SDI/SDA RE1/AN6/CK2SPP RB1/AN10/INT1/SCK/SCL RE0/AN5/CK1SPP - 💷 RA5/AN4/SS/HLVDIN/C2OUT RB2/AN8/INT2/VMO 10 24 □□ ← ► RB3/AN9/CCP2⁽¹⁾/VPO 23 ← RA4/T0CKI/C1OUT/RCV NC/ICCK⁽²⁾/ICPGC⁽²⁾ + NC/ICDT⁽²⁾/ICPGD⁽²⁾ + RB4/AN11/RBIO/CSSPP + RB5/KBI1/PGM + RB6/KBI2/PGC + RB7/KBI3/PGD + MCLR/VPP/RE3 - MCLR/VPP/RE3 - RA1/AN1 + RA1/AN1 + RA2/AN2/VREF-/CVREF RA3/AN3/VREF+ RC2/CCP1/P1A RC1/T1OSI/CCP2⁽¹⁾/<u>UOE</u> RC0/T10SO/T13CKI 44-Pin QFN RD3/SPP3 RD2/SPP2 RD1/SPP1 RD0/SPP0 RC7/RX/DT/SDO OSC2/CLKO/RA6 RD4/SPP4 RD5/SPP5/P1B 32 OSC1/CLKI 31 Vss 30 RD6/SPP6/P1C Vss 29 RD7/SPP7/P1D PIC18F4455 **VDD** 28 Vss Vpp PIC18F4550 RE2/AN7/OESPP RE1/AN6/CK2SPP 27 Vdd 26 V_{DD} RE0/AN5/CK1SPP 25 RB0/AN12/INT0/FLT0/SDI/SDA 24 RA5/AN4/SS/HLVDIN/C2OUT RB1/AN10/INT1/SCK/SCL 10 RA4/T0CKI/C1OUT/RCV RB2/AN8/INT2/VMO RB4/AN11/KBI0/CSSPP A RB5/KBI1/PGM A RB6/KBI2/PGC A RB7/KBI2/PGD A MCLR7/KP1/RE3 A RA0/AN0 A RA1/AN1 4 RB3/AN9/CCP2(1)/VPO RA2/AN2/VREF-/CVREF RA3/AN3/VREF+ RB3 is the alternate pin for CCP2 multiplexing. Note 1: Special ICPORT features available in select circumstances. See Section 25.9 "Special ICPORT Features (44-Pin TQFP Package Only)" for more information.

Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	23
3.0	Power-Managed Modes	35
4.0	Reset	45
5.0	Memory Organization	59
6.0	Flash Program Memory	
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	
9.0	Interrupts	99
10.0	I/O Ports	113
11.0	Timer0 Module	127
12.0	Timer1 Module	131
13.0	Timer2 Module	137
14.0	Timer3 Module	139
15.0	Capture/Compare/PWM (CCP) Modules	143
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	151
17.0	Universal Serial Bus (USB)	165
18.0	Streaming Parallel Port	191
19.0	Master Synchronous Serial Port (MSSP) Module	197
20.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	243
21.0	10-Bit Analog-to-Digital Converter (A/D) Module	265
22.0	Comparator Module	275
23.0	Comparator Voltage Reference Module	281
24.0	High/Low-Voltage Detect (HLVD)	285
25.0	Special Features of the CPU	291
26.0	Instruction Set Summary	313
27.0	Development Support	363
28.0	Electrical Characteristics	367
29.0	DC and AC Characteristics Graphs and Tables	407
30.0	Packaging Information	409
Appe	endix A: Revision History	419
Appe	endix B: Device Differences	419
Appe	endix C: Conversion Considerations	420
	endix D: Migration From Baseline to Enhanced Devices	
	endix E: Migration From Mid-Range to Enhanced Devices	
Appe	endix F: Migration From High-End to Enhanced Devices	421
Index	X	423
The I	Microchip Web Site	433
	omer Change Notification Service	
	omer Support	
	der Response	434
DIC1	REDATE / OFFO / MATERIAL FOR Draduct Identification System	125

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

PIC18F2455
 PIC18F2550
 PIC18F2550
 PIC18F4455
 PIC18F4550
 PIC18F4550
 PIC18LF4550

This family of devices offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. In addition to these features, the PIC18F2455/2550/4455/4550 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2455/2550/4455/4550 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run
 with its CPU core disabled but the peripherals still
 active. In these states, power consumption can be
 reduced even further, to as little as 4%, of normal
 operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 "Electrical Characteristics" for values.

1.1.2 UNIVERSAL SERIAL BUS (USB)

Devices in the PIC18F2455/2550/4455/4550 family incorporate a fully featured Universal Serial Bus communications module that is compliant with the USB Specification Revision 2.0. The module supports both low-speed and full-speed communication for all supported data transfer types. It also incorporates its own on-chip transceiver and 3.3V regulator and supports the use of external transceivers and voltage regulators.

1.1.3 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2455/2550/4455/4550 family offer twelve different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes using crystals or ceramic resonators.
- Four External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees an oscillator pin for use as an additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and External Oscillator modes, which allows a wide range of clock speeds from 4 MHz to 48 MHz.
- Asynchronous dual clock operation, allowing the USB module to run from a high-frequency oscillator while the rest of the microcontroller is clocked from an internal low-power oscillator.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly
 monitors the main clock source against a
 reference signal provided by the internal
 oscillator. If a clock failure occurs, the controller is
 switched to the internal oscillator block, allowing
 for continued low-speed operation or a safe
 application shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine, located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2455/2550/4455/4550 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Literal Offset Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages such as C.
- Enhanced CCP Module: In PWM mode, this
 module provides 1, 2 or 4 modulated outputs for
 controlling half-bridge and full-bridge drivers.
 Other features include auto-shutdown for
 disabling PWM outputs on interrupt or other select
 conditions, and auto-restart to reactivate outputs
 once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. The TX/CK and RX/DT signals can be inverted, eliminating the need for inverting buffers. Other enhancements include Automatic Baud Rate Detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead.
- Dedicated ICD/ICSP Port: These devices introduce the use of debugger and programming pins that are not multiplexed with other microcontroller features. Offered as an option in select packages, this feature allows users to develop I/O intensive applications while retaining the ability to program and debug in the circuit.

1.3 Details on Individual Family Members

Devices in the PIC18F2455/2550/4455/4550 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in six ways:

- Flash program memory (24 Kbytes for PIC18FX455 devices, 32 Kbytes for PIC18FX550 devices).
- 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports and 1 input only port on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- 4. CCP and Enhanced CCP implementation (28-pin devices have two standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Streaming Parallel Port (present only on 40/44-pin devices).


All other features for devices in this family are identical. These are summarized in Table 1-1.


The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2455/2550/4455/4550 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2550), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2550), function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-1: DEVICE FEATURES

Features	PIC18F2455	PIC18F2550	PIC18F4455	PIC18F4550
Operating Frequency	DC – 48 MHz			
Program Memory (Bytes)	24576	32768	24576	32768
Program Memory (Instructions)	12288	16384	12288	16384
Data Memory (Bytes)	2048	2048	2048	2048
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/ Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Universal Serial Bus (USB) Module	1	1	1	1
Streaming Parallel Port (SPP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Comparators	2	2	2	2
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	28-Pin PDIP 28-Pin SOIC	28-Pin PDIP 28-Pin SOIC	40-Pin PDIP 44-Pin QFN 44-Pin TQFP	40-Pin PDIP 44-Pin QFN 44-Pin TQFP





© 2009 Microchip Technology Inc.

(44-Pin TQFP Package Only)" for additional information. RB3 is the alternate pin for CCP2 multiplexing.

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number Pin		Buffer	Description
Fill Name	PDIP, SOIC	Type	Type	Description
MCLR/VPP/RE3 MCLR	1	ı	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3		P I	ST	Programming voltage input. Digital input.
OSC1/CLKI OSC1 CLKI	9	I I	Analog Analog	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. External clock source input. Always associated with pin function OSC1. (See OSC2/CLKO pin.)
OSC2/CLKO/RA6 OSC2	10	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0		In select modes, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
O = Output

I = Input P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	PDIP, SOIC	.,,,,	.,,,,,	
				PORTA is a bidirectional I/O port.
RA0/AN0	2			
RA0		I/O	TTL	Digital I/O.
AN0		I	Analog	Analog input 0.
RA1/AN1	3			
RA1		I/O	TTL	Digital I/O.
AN1		I	Analog	Analog input 1.
RA2/AN2/VREF-/CVREF RA2	4	I/O	TTL	Digital I/O.
AN2		1/0	Analog	Analog input 2.
VREF-		İ	Analog	A/D reference voltage (low) input.
CVREF		0	Analog	Analog comparator reference output.
RA3/AN3/VREF+	5			
RA3		I/O	TTL	Digital I/O.
AN3		!	Analog	Analog input 3.
VREF+	_	ı	Analog	A/D reference voltage (high) input.
RA4/T0CKI/C1OUT/RCV RA4	6	I/O	ST	Digital I/O.
T0CKI		1/0	ST	Timer0 external clock input.
C1OUT		0	<u> </u>	Comparator 1 output.
RCV		1	TTL	External USB transceiver RCV input.
RA5/AN4/SS/	7			
HLVDIN/C2OUT				
RA5		I/O	TTL	Digital I/O.
AN4 SS			Analog TTL	Analog input 4. SPI slave select input.
HLVDIN			Analog	High/Low-Voltage Detect input.
C2OUT		Ö	—	Comparator 2 output.
RA6	_	_	_	See the OSC2/CLKO/RA6 pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description
RB0/AN12/INT0/FLT0/	21			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
SDI/SDA	21			
RB0		I/O	TTL	Digital I/O.
AN12		I	Analog	Analog input 12.
INTO		!	ST	External interrupt 0.
FLT0		!	ST	PWM Fault input (CCP1 module).
SDI		I I	ST ST	SPI data in. I ² C™ data I/O.
SDA		I/O	51	
RB1/AN10/INT1/SCK/ SCL	22			
RB1		I/O	TTL	Digital I/O.
AN10			Analog	Analog input 10.
INT1			ST	External interrupt 1.
SCK SCL		I/O I/O	ST ST	Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
		1/0	51	Synchronous serial clock inpul/output for 1-C mode.
RB2/AN8/INT2/VMO	23	1/0	TT:	Divital I/O
RB2		I/O	TTL	Digital I/O.
AN8 INT2		!	Analog ST	Analog input 8.
VMO		0	31	External interrupt 2. External USB transceiver VMO output.
	24	O	_	External OSB transcerver vivio output.
RB3/AN9/CCP2/VPO RB3	24	I/O	TTL	Digital I/O.
AN9			Analog	Analog input 9.
CCP2 ⁽¹⁾		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.
VPO		0	_	External USB transceiver VPO output.
RB4/AN11/KBI0	25			
RB4	20	I/O	TTL	Digital I/O.
AN11		ı, O	Analog	Analog input 11.
KBI0		i	TTL	Interrupt-on-change pin.
RB5/KBI1/PGM	26			
RB5		I/O	TTL	Digital I/O.
KBI1		ı, O	TTL	Interrupt-on-change pin.
PGM		I/O	ST	Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC	27			
RB6		I/O	TTL	Digital I/O.
KBI2		I	TTL	Interrupt-on-change pin.
PGC		I/O	ST	In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD	28			
RB7		I/O	TTL	Digital I/O.
KBI3		- 1	TTL	Interrupt-on-change pin.
PGD		I/O	ST	In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input

O = Output

P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number PDIP,	Pin Type	Buffer Type	Description
	soic			
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI	11			
RC0		1/0	ST	Digital I/O.
T10S0 T13CKI		0	— ST	Timer1 oscillator output.
		I	51	Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2/UOE	12		0.7	Di vi i i i
RC1		1/0	ST	Digital I/O.
T10SI CCP2 ⁽²⁾		1/0	CMOS ST	Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.
UOE		I/O O	31	External USB transceiver OE output.
	40	U	_	External 05B transceiver OE output.
RC2/CCP1	13	1/0	СТ	Digital I/O
RC2 CCP1		I/O I/O	ST ST	Digital I/O.
		1/0	51	Capture 1 input/Compare 1 output/PWM1 output.
RC4/D-/VM	15	١.		Distribution
RC4 D-		1/0	TTL	Digital input.
VM		I/O I	TTL	USB differential minus line (input/output). External USB transceiver VM input.
	40	'	116	External OOD transcerver vivi input.
RC5/D+/VP RC5	16		TTI	Digital input
D+		I I/O	TTL	Digital input. USB differential plus line (input/output).
VP		0	TTL	External USB transceiver VP input.
	47		116	External GOD transcerver vi input.
RC6/TX/CK RC6	17	I/O	ST	Digital I/O.
TX		0	- S1	EUSART asynchronous transmit.
CK		1/0	ST	EUSART synchronous clock (see RX/DT).
RC7/RX/DT/SDO	18	"		255. I. C. Syriomonous sioux (see 1995).
RC7/RX/D1/SDO	10	I/O	ST	Digital I/O.
RX		"0	ST	EUSART asynchronous receive.
DT		1/0	ST	EUSART synchronous data (see TX/CK).
SDO		0	<u> </u>	SPI data out.
RE3	_	_	_	See MCLR/VPP/RE3 pin.
Vusb	14	Р	_	Internal USB 3.3V voltage regulator output, positive supply for
		_		internal USB transceiver.
Vss	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	Р	_	Positive supply for logic and I/O pins.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
O = Output

I = Input P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS

Die Nome	Piı	n Numl	oer	Pin Buffer		Dan andrest and	
Pin Name	Pin Name PDIP QFN TQFP		Туре	Туре	Description		
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.	
VPP RE3				P I	ST	Programming voltage input. Digital input.	
OSC1/CLKI OSC1 CLKI	13	32	30	l l	Analog Analog	, ,	
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6				I/O	TTL	General purpose I/O pin.	

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Output

CMOS = CMOS compatible input or output

= Input = Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Туре	Type	Description		
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.		
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF-/ CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I O	TTL Analog Analog Analog	A/D reference voltage (low) input.		
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O.		
RA4/T0CKI/C1OUT/ RCV RA4 T0CKI C1OUT RCV	6	23	23	I/O I O I	ST ST — TTL	Digital I/O. Timer0 external clock input. Comparator 1 output. External USB transceiver RCV input.		
RA5/AN4/SS/ HLVDIN/C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O I I I O	TTL Analog TTL Analog —	SPI slave select input.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels I = Input
O = Output P = Power

- 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
- **3:** These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Dim Name	Pi	n Numl	oer	Pin	Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Type	Туре			
RB0/AN12/INT0/	33	9	8			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
FLT0/SDI/SDA RB0 AN12 INT0 FLT0 SDI SDA				I/O I I I I/O	TTL Analog ST ST ST ST	Digital I/O. Analog input 12. External interrupt 0. Enhanced PWM Fault input (ECCP1 module). SPI data in. I ² C™ data I/O.		
RB1/AN10/INT1/SCK/ SCL RB1 AN10 INT1 SCK SCL	34	10	9	I/O I I I/O I/O	TTL Analog ST ST ST	Digital I/O. Analog input 10. External interrupt 1. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.		
RB2/AN8/INT2/VMO RB2 AN8 INT2 VMO	35	11	10	I/O I I O	TTL Analog ST —	Digital I/O. Analog input 8. External interrupt 2. External USB transceiver VMO output.		
RB3/AN9/CCP2/VPO RB3 AN9 CCP2 ⁽¹⁾ VPO	36	12	11	I/O I I/O O	TTL Analog ST —	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM2 output. External USB transceiver VPO output.		
RB4/AN11/KBI0/CSSPP RB4 AN11 KBI0 CSSPP	37	14	14	I/O I I O	TTL Analog TTL —	Digital I/O. Analog input 11. Interrupt-on-change pin. SPP chip select control output.		
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
O = Output

I = Input P = Power

- 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
- 3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description		
Pili Name	PDIP	QFN	TQFP	Туре	Type	Description		
						PORTC is a bidirectional I/O port.		
RC0/T1OSO/T13CKI	15	34	32					
RC0				I/O	ST	Digital I/O.		
T10S0				0		Timer1 oscillator output.		
T13CKI				I	ST	Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2/ UOE	16	35	35					
RC1				I/O	ST	Digital I/O.		
T1OSI				- 1	CMOS	Timer1 oscillator input.		
CCP2 ⁽²⁾				I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.		
UOE				0	_	External USB transceiver OE output.		
RC2/CCP1/P1A	17	36	36					
RC2				I/O	ST	Digital I/O.		
CCP1				I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.		
P1A				0	TTL	Enhanced CCP1 PWM output, channel A.		
RC4/D-/VM	23	42	42					
RC4				l I	TTL	Digital input.		
D- VM				I/O I	TTL	USB differential minus line (input/output). External USB transceiver VM input.		
	0.4	40	40	'	116	External OSB transceiver vivi input.		
RC5/D+/VP RC5	24	43	43	1	TTL	Digital input.		
D+				I/O	111	USB differential plus line (input/output).		
VP				1/0	TTL	External USB transceiver VP input.		
RC6/TX/CK	25	44	44	•		External COD transcorver vi input.		
RC6	23	44	77	I/O	ST	Digital I/O.		
TX				0	_	EUSART asynchronous transmit.		
CK				I/O	ST	EUSART synchronous clock (see RX/DT).		
RC7/RX/DT/SDO	26	1	1					
RC7		•	•	I/O	ST	Digital I/O.		
RX				I	ST	EUSART asynchronous receive.		
DT				I/O	ST	EUSART synchronous data (see TX/CK).		
SDO				0		SPI data out.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

- 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
- 3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description		
Pili Name	PDIP QFN TQFP		TQFP	Туре	Туре	Description		
						PORTD is a bidirectional I/O port or a Streaming Parallel Port (SPP). These pins have TTL input buffers when the SPP module is enabled.		
RD0/SPP0 RD0 SPP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.		
RD1/SPP1 RD1 SPP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.		
RD2/SPP2 RD2 SPP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.		
RD3/SPP3 RD3 SPP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.		
RD4/SPP4 RD4 SPP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.		
RD5/SPP5/P1B RD5 SPP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel B.		
RD6/SPP6/P1C RD6 SPP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel C.		
RD7/SPP7/P1D RD7 SPP7 P1D	30	5	5	I/O I/O O	ST TTL —	Digital I/O. Streaming Parallel Port data. Enhanced CCP1 PWM output, channel D.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input

= Output

1 = Power

- 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
- 3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	De autistica.
	PDIP	QFN	TQFP	Type	Туре	Description
RE0/AN5/CK1SPP RE0 AN5	8	25	25	I/O I	ST Analog	
CK1SPP RE1/AN6/CK2SPP RE1 AN6 CK2SPP	9	26	26	0 I/O I O	ST Analog	SPP clock 1 output. Digital I/O. Analog input 6. SPP clock 2 output.
RE2/AN7/OESPP RE2 AN7 OESPP	10	27	27	I/O I O	ST Analog —	Digital I/O. Analog input 7. SPP output enable output.
RE3	_	_	_	_	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	_	Ground reference for logic and I/O pins.
VDD	11, 32	7, 8, 28, 29	7, 28	Р	_	Positive supply for logic and I/O pins.
Vusb	18	37	37	Р	_	Internal USB 3.3V voltage regulator output, positive supply for the USB transceiver.
NC/ICCK/ICPGC ⁽³⁾ ICCK ICPGC	_	_	12	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP™ port clock. In-Circuit Debugger clock. ICSP programming clock.
NC/ICDT/ICPGD ⁽³⁾ ICDT ICPGD	_	_	13	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP port clock. In-Circuit Debugger data. ICSP programming data.
NC/ICRST/ICVPP ⁽³⁾ ICRST ICVPP	_	_	33	I P	_	No Connect or dedicated ICD/ICSP port Reset. Master Clear (Reset) input. Programming voltage input.
NC/ICPORTS ⁽³⁾ ICPORTS	_	_	34	Р	_	No Connect or 28-pin device emulation. Enable 28-pin device emulation when connected to Vss.
NC	-	13		_	_	No Connect.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input

O = Output

P = Power

- 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
- **3:** These pins are No Connect unless the <u>ICPRT</u> Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the <u>DEBUG</u> Configuration bit is cleared.

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Overview

Devices in the PIC18F2455/2550/4455/4550 family incorporate a different oscillator and microcontroller clock system than previous PIC18F devices. The addition of the USB module, with its unique requirements for a stable clock source, make it necessary to provide a separate clock source that is compliant with both USB low-speed and full-speed specifications.

To accommodate these requirements, PIC18F2455/2550/4455/4550 devices include a new clock branch to provide a 48 MHz clock for full-speed USB operation. Since it is driven from the primary clock source, an additional system of prescalers and postscalers has been added to accommodate a wide range of oscillator frequencies. An overview of the oscillator structure is shown in Figure 2-1.

Other oscillator features used in PIC18 enhanced microcontrollers, such as the internal oscillator block and clock switching, remain the same. They are discussed later in this chapter.

2.1.1 OSCILLATOR CONTROL

The operation of the oscillator in PIC18F2455/2550/4455/4550 devices is controlled through two Configuration registers and two control registers. Configuration registers, CONFIG1L and CONFIG1H, select the oscillator mode and USB prescaler/postscaler options. As Configuration bits, these are set when the device is programmed and left in that configuration until the device is reprogrammed.

The OSCCON register (Register 2-2) selects the Active Clock mode; it is primarily used in controlling clock switching in power-managed modes. Its use is discussed in **Section 2.4.1 "Oscillator Control Register"**.

The OSCTUNE register (Register 2-1) is used to trim the INTRC frequency source, as well as select the low-frequency clock source that drives several special features. Its use is described in **Section 2.2.5.2 "OSCTUNE Register"**.

2.2 Oscillator Types

PIC18F2455/2550/4455/4550 devices can be operated in twelve distinct oscillator modes. In contrast with previous PIC18 enhanced microcontrollers, four of these modes involve the use of two oscillator types at once. Users can program the FOSC3:FOSC0 Configuration bits to select one of these modes:

- 1. XT Crystal/Resonator
- 2. HS High-Speed Crystal/Resonator
- 3. HSPLL High-Speed Crystal/Resonator with PLL Enabled
- 4. EC External Clock with Fosc/4 Output
- 5. ECIO External Clock with I/O on RA6
- 6. ECPLL External Clock with PLL Enabled and Fosc/4 Output on RA6
- 7. ECPIO External Clock with PLL Enabled, I/O on RA6
- INTHS Internal Oscillator used as
 Microcontroller Clock Source, HS
 Oscillator used as USB Clock Source
- 9. INTIO Internal Oscillator used as
 Microcontroller Clock Source, EC
 Oscillator used as USB Clock Source,
 Digital I/O on RA6
- INTCKO Internal Oscillator used as Microcontroller Clock Source, EC Oscillator used as USB Clock Source, Fosc/4 Output on RA6

2.2.1 OSCILLATOR MODES AND USB OPERATION

Because of the unique requirements of the USB module, a different approach to clock operation is necessary. In previous PIC® devices, all core and peripheral clocks were driven by a single oscillator source; the usual sources were primary, secondary or the internal oscillator. With PIC18F2455/2550/4455/4550 devices, the primary oscillator becomes part of the USB module and cannot be associated to any other clock source. Thus, the USB module must be clocked from the primary clock source; however, the microcontroller core and other peripherals can be separately clocked from the secondary or internal oscillators as before.

Because of the timing requirements imposed by USB, an internal clock of either 6 MHz or 48 MHz is required while the USB module is enabled. Fortunately, the microcontroller and other peripherals are not required to run at this clock speed when using the primary oscillator. There are numerous options to achieve the USB module clock requirement and still provide flexibility for clocking the rest of the device from the primary oscillator source. These are detailed in **Section 2.3** "Oscillator Settings for USB".