

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PIC18F2480/2580/4480/4580 Data Sheet

28/40/44-Pin Enhanced Flash Microcontrollers with ECANTM Technology, 10-Bit A/D and nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

28/40/44-Pin Enhanced Flash Microcontrollers with ECANTM Technology, 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- · Run: CPU on, Peripherals on
- · Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Idle mode Currents Down to 6.1 μA Typical
- Sleep mode Current Down to 0.2 μA Typical
- Timer1 Oscillator: 1 μA, 32 kHz, 2V
- Watchdog Timer: 1.7 μA
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- · Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators)
- · Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- · Internal Oscillator Block:
 - Fast wake from Sleep and Idle, 1 μs typical
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds, from 31 kHz to 32 MHz when used with PLL
 - User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Special Microcontroller Features:

- C Compiler Optimized Architecture with Optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: > 40 Years
- Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s
- Single-Supply 5V In-Circuit Serial Programming™ (ICSP™) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V

Peripheral Highlights:


- · High-Current Sink/Source 25 mA/25 mA
- Three External Interrupts
- One Capture/Compare/PWM (CCP) module
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C™ Master and Slave modes
- Enhanced Addressable USART module
 - Supports RS-485, RS-232 and LIN/J2602
- RS-232 operation using internal oscillator block
- Auto-wake-up on Start bit
- Auto-Baud Detect
- 10-Bit, up to 11-Channel Analog-to-Digital Converter (A/D) module, up to 100 ksps
 - Auto-acquisition capability
 - Conversion available during Sleep
- Dual Analog Comparators with Input Multiplexing

ECAN Technology Module Features:

- Message Bit Rates up to 1 Mbps
- · Conforms to CAN 2.0B Active Specification
- Fully Backward Compatible with PIC18XXX8 CAN modules
- Three Modes of Operation:
- Legacy, Enhanced Legacy, FIFO
- · Three Dedicated Transmit Buffers with Prioritization
- · Two Dedicated Receive Buffers
- · Six Programmable Receive/Transmit Buffers
- · Three Full 29-Bit Acceptance Masks
- 16 Full 29-Bit Acceptance Filters w/Dynamic Association
- DeviceNet™ Data Byte Filter Support
- · Automatic Remote Frame Handling
- Advanced Error Management Features

	Prog	ram Memory	Data	Data Memory		40 0''	CCP/	MSSP		RT		Timere
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	ECCP (PWM)	SPI	Master I ² C™	EUSA	Comp.	Timers 8/16-bit
PIC18F2480	16K	8192	768	256	25	8	1/0	Υ	Y	1	0	1/3
PIC18F2580	32K	16384	1536	256	25	8	1/0	Υ	Υ	1	0	1/3
PIC18F4480	16K	8192	768	256	36	11	1/1	Υ	Υ	1	2	1/3
PIC18F4580	32K	16384	1536	256	36	11	1/1	Υ	Υ	1	2	1/3

Pin Diagrams



Pin Diagrams (Continued) 44-Pin TQFP RC6/TX/CK RC5/SDO RC4/SDI/SDA RD3/HSSP3/CZIN+ RD2/PSP1/CIIN+ RD1/PSP1/CIIN+ RD0/PSP0/CIIN+ RC3/SCK/SCL RC2/CCP1 RD4/PSP4/ECCP1/P1A RD5/PSP5/P1B ►RC0/T1OSO/T13CKI 32Ⅲ B1 □ □ □ ►OSC2/CLKO/RA6 RD6/PSP6/P1C 30 ----OSC1/CLKI/RA7 RD7/PSP7/P1D 29 m PIC18F4480 Vss 28 VDD →RE2/CS/AN7/C2OUT Vss PIC18F4580 - □□ V_{DD} RB0/INT0/FLT0/AN10 26 ►RE1/WR/AN6/C1OUT **≻**□□□ 25 → RE0/RD/A<u>N5</u> 24 → RA5/AN4/SS/HLVDIN 9 RB1/INT1/AN8 **→**□□□ **-** □□□ 10 RB2/INT2/CANTX 23 - RA4/T0CKI RB3/CANRX NC RB5/KB10/AN9 -RB5/KB11/PGM -RB6/KB12/PGM -RB7/KB13/PGD -RB7/KB13/PGD -RB7/KB13/PGD -RB7/RB13/PGE -RA1/AN1 -RA2/AN2/NEE -RA3/AN3/NEE -44-Pin QFN⁽¹⁾ RC6/TX/CK RC5/SDO RC4/SDI/SDA RD3/PSP3/C2IN RD2/PSP2/C2IN RD1/PSP1/C1IN RD0/PSP0/C1IN RC3/SCK/SCL OSC2/CLKO/RA6 RC7/RX/DT RD4/PSP4/ECCP1/P1A OSC1/CLKI/RA7 RD5/PSP5/P1B 34 RD6/PSP6/P1C **AVss** 29 28 27 RD7/PSP7/P1D 5 $\mathsf{V}\mathsf{D}\mathsf{D}$ PIC18F4480 Vss AVDDPIC18F4580 RE2/CS/AN7/C2OUT RE1/WR/AN6/C1OUT RE0/RD/AN5 RA5/AN4/SS/HLVDIN AVdd 8 26 VDD RB0/INT0/FLT0/AN10 RB1/INT1/AN8 10 RA4/T0CKI RB2/INT2/CANTX NC RB5/KB10/PGM -RB5/KB11/PGM -RB6/KB13/PGD -RB7/KB13/PGD -RB7/KB13/PGD -MCLR/VP/RE3 -RA0/AN0/C/REF -RA2/AN2/VREF -RA3/AN3/VREF -RA3/AN3/VREF -RB3/CANRX Note 1: For the QFN package, it is recommended that the bottom pad be connected to Vss.

Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with PIC18F Microcontrollers	25
3.0	Oscillator Configurations	29
4.0	Power-Managed Modes	39
5.0	Reset	47
6.0	Memory Organization	67
7.0	Flash Program Memory	101
8.0	Data EEPROM Memory	111
9.0	8 x 8 Hardware Multiplier	117
10.0	Interrupts	119
11.0	I/O Ports	135
12.0	Timer0 Module	151
13.0	Timer1 Module	155
14.0	Timer2 Module	161
	Timer3 Module	
16.0	Capture/Compare/PWM (CCP) Modules	167
17.0	Enhanced Capture/Compare/PWM (ECCP) Module	177
18.0		
19.0		
20.0	10-Bit Analog-to-Digital Converter (A/D) Module	253
21.0	Comparator Module	263
22.0	Comparator Voltage Reference Module	269
23.0	High/Low-Voltage Detect (HLVD)	273
24.0	ECAN Module	
25.0	Special Features of the CPU	349
26.0	Instruction Set Summary	367
27.0	Development Support	417
28.0		
	Packaging Information	
	endix A: Revision History	
	endix B: Device Differences	
	endix C: Conversion Considerations	
	endix D: Migration from Baseline to Enhanced Devices	
	endix E: Migration From Mid-Range to Enhanced Devices	
	endix F: Migration From High-End to Enhanced Devices	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	der Response	
PIC1	8F2480/2580/4480/4580 Product Identification System	489

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Frrata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F2480
- PIC18F2580
- PIC18F4480
- PIC18F4580

This family of devices offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. In addition to these features, the PIC18F2480/2580/4480/4580 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power-sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2480/2580/4480/4580 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run
 with its CPU core disabled but the peripherals still
 active. In these states, power consumption can be
 reduced even further, to as little as 4% of normal
 operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μA, respectively.
- Extended Instruction Set: In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2480/2580/4480/4580 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2480/2580/4480/4580 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly
 monitors the main clock source against a reference signal provided by the internal oscillator. If a
 clock failure occurs, the controller is switched to
 the internal oscillator block, allowing for continued
 low-speed operation or a safe application
 shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write
 to their own program memory spaces under internal software control. By using a bootloader routine
 located in the protected Boot Block at the top of
 program memory, it becomes possible to create
 an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2480/2580/4480/4580 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP Module: In PWM mode, this
 module provides 1, 2 or 4 modulated outputs for
 controlling half-bridge and full-bridge drivers.
 Other features include auto-shutdown, for
 disabling PWM outputs on interrupt or other select
 conditions and auto-restart, to reactivate outputs
 once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This
 enhanced version incorporates a 16-bit prescaler,
 allowing a time-out range from 4 ms to over
 131 seconds, that is stable across operating
 voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2480/2580/4480/4580 family are available in 28-pin (PIC18F2X80) and 40/44-pin (PIC18F4X80) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in six ways:

- Flash program memory (16 Kbytes for PIC18FX480 devices; 32 Kbytes for PIC18FX580 devices).
- A/D channels (8 for PIC18F2X80 devices; 11 for PIC18F4X80 devices).
- 3. I/O ports (3 bidirectional ports and 1 input only port on PIC18F2X80 devices; 5 bidirectional ports on PIC18F4X80 devices).
- CCP and Enhanced CCP implementation (PIC18F2X80 devices have 1 standard CCP module; PIC18F4X80 devices have one standard CCP module and one ECCP module).
- Parallel Slave Port (present only on PIC18F4X80 devices).
- 6. PIC18F4X80 devices provide two comparators.


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2480/2580/4480/4580 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2580), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2580), function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-1: DEVICE FEATURES

Features	PIC18F2480	PIC18F2580	PIC18F4480	PIC18F4580
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	16384	32768	16384	32768
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	768	1536	768	1536
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	1	1	1	1
Enhanced Capture/ Compare/PWM Modules	0	0	1	1
ECAN Module	1	1	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Parallel Communications (PSP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	8 Input Channels	8 Input Channels	11 Input Channels	11 Input Channels
Comparators	0	0	2	2
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable High/ Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set Enabled			
Packages	28-pin SPDIP 28-pin SOIC 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP






TABLE 1-2: PIC18F2480/2580 PINOUT I/O DESCRIPTIONS

	Pin Nu	mber	Pin	Buffer				
Pin Name	SPDIP, SOIC	QFN	Туре	Type	Description			
MCLR/VPP/RE3 MCLR	1	26	1	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.			
VPP RE3			P I	ST	Programming voltage input. Digital input.			
OSC1/CLKI/RA7 OSC1	9	6	1	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.			
CLKI RA7			I I/O	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.			
OSC2/CLKO/RA6	10	7	1/0	IIL	Oscillator crystal or clock output.			
OSC2	10	,	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.			
CLKO			Ο	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.			
RA6			I/O	TTL	General purpose I/O pin.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output $I^2C = I^2C^{TM}/SMBus$ input buffer

CMOS = CMOS compatible input or output

= Input 1

Р = Power

TABLE 1-2: PIC18F2480/2580 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Nu	mber	Pin	Buffer	
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description
					PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	2	27	I/O I	TTL Analog	Digital I/O. Analog Input 0.
RA1/AN1	3	28			
RA1			I/O	TTL	Digital I/O.
AN1				Analog	Analog Input 1.
RA2/AN2/VREF- RA2	4	1	I/O	TTL	Digital I/O.
AN2			I	Analog	Analog Input 2.
VREF-			I	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+	5	2			
RA3 AN3			I/O	TTL	Digital I/O.
VREF+				Analog Analog	Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI	6	3		, maiog	712 Total and Vallage (Tingth) in pail.
RA4			I/O	TTL	Digital I/O.
T0CKI			I	ST	Timer0 external clock input.
RA5/AN4/SS/ HLVDIN	7	4			
RA5			I/O	TTL	Digital I/O.
AN4			I	Analog	Analog Input 4.
SS				TTL	SPI slave select input.
HLVDIN			'	Analog	High/Low-Voltage Detect input.
RA6					See the OSC2/CLKO/RA6 pin.
RA7					See the OSC1/CLKI/RA7 pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output $I^2C = I^2C^{TM}/SMBus$ input buffer

CMOS = CMOS compatible input or output

= Input

Ρ = Power

TABLE 1-2: PIC18F2480/2580 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Nu	mber	Pin	Buffer	
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software
					programmed for internal weak pull-ups on all inputs.
RB0/INT0/ AN10	21	18			
RB0			I/O	TTL	Digital I/O.
INTO				ST	External Interrupt 0.
AN10			I	Analog	Analog Input 10.
RB1/INT1/AN8	22	19			D: 11 11/0
RB1 INT1			I/O	TTL ST	Digital I/O.
AN8			I	Analog	External Interrupt 1. Analog Input 8.
_	22	20	'	Allalog	Analog input o.
RB2/INT2/CANTX RB2	23	20	I/O	TTL	Digital I/O.
INT2			1/0	ST	External Interrupt 2.
CANTX			0	TTL	CAN bus TX.
RB3/CANRX	24	21			
RB3			I/O	TTL	Digital I/O.
CANRX			ı	TTL	CAN bus RX.
RB4/KBI0/AN9	25	22			
RB4			I/O	TTL	Digital I/O.
KBI0			I	TTL	Interrupt-on-change pin.
AN9			I	Analog	Analog Input 9.
RB5/KBI1/PGM	26	23			
RB5			I/O	TTL	Digital I/O.
KBI1			 /O	TTL ST	Interrupt-on-change pin.
PGM			1/0	51	Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC	27	24	1/0	TT1	District I/O
RB6 KBI2			I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
PGC			1/0	ST	In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD	28	25			and a second programming stock pill.
RB7	20	20	I/O	TTL	Digital I/O.
KBI3			ı, O	TTL	Interrupt-on-change pin.
PGD			I/O	ST	In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Output

= Input = Power

O = Output $I^2C = I^2C^{TM}/SMBus$ input buffer

TABLE 1-2: PIC18F2480/2580 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Nu	mber	Pin	Buffer	
Pin Name	SPDIP, SOIC	QFN	Туре	Туре	Description
					PORTC is a bidirectional I/O port.
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI RC1 T1OSI	12	9	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST I ² C	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).
RE3				_	See MCLR/VPP/RE3 pin.
Vss	8, 19	5, 16	Р		Ground reference for logic and I/O pins.
VDD	20	17	Р		Positive supply for logic and I/O pins.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input

O = Output

 $I^2C = I^2C^{TM}/SMBus$ input buffer

P = Power

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number			Pin	Buffer	Description
Fill Name	PDIP	QFN	TQFP	Type	Type	Description
MCLR/VPP/RE3	1	18	18			Master Clear (input) or programming voltage (input).
MCLR				I	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				i	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30		ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input.
0001				'	01	ST buffer when configured in RC mode;
CLKI				I	CMOS	CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI,
						OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6	14	33	31			Oscillator crystal or clock output.
OSC2				0	_	Oscillator crystal output. Connects to crystal or
CLKO				0		resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO which has 1/4
02.10						the frequency of OSC1 and denotes the instruction
						cycle rate.
RA6				I/O	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
O = Output
I²C = I²C™/SMBus input buffer

= Input = Power

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	oer	Pin	Buffer	Description
Pili Naille	PDIP	QFN	TQFP	Туре	Type	Description
						PORTA is a bidirectional I/O port.
RA0/AN0/CVREF	2	19	19			
RA0				I/O	TTL	Digital I/O.
AN0 CVREF				0	Analog	Analog Input 0.
	0	00	00	U	Analog	Analog comparator reference output.
RA1/AN1 RA1	3	20	20	I/O	TTL	Digital I/O.
AN1				1/0	Analog	Analog Input 1.
RA2/AN2/VREF-	4	21	21		7 11 1011 0 9	, manag mpat m
RA2	7	21		I/O	TTL	Digital I/O.
AN2				- 1	Analog	Analog Input 2.
VREF-				I	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+	5	22	22			
RA3				I/O	TTL	Digital I/O.
AN3 VREF+					Analog Analog	Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI	6	23	23	'	Allalog	AD reference voltage (riigir) iriput.
RA4/TUCKI RA4	0	23	23	I/O	TTL	Digital I/O.
T0CKI				ı, O	ST	Timer0 external clock input.
RA5/AN4/SS/	7	24	24			·
HLVDIN	•					
RA5				I/O	TTL	Digital I/O.
AN4				I	Analog	Analog Input 4.
SS					TTL	SPI slave select input.
HLVDIN				I	Analog	High/Low-Voltage Detect input.
RA6						See the OSC2/CLKO/RA6 pin.
RA7						See the OSC1/CLKI/RA7 pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input 1

= Power

Р

O = Output $I^2C = I^2C^{\text{TM}}/\text{SMBus input buffer}$

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	Pin Number			Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Туре	Type	Description		
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT0/FLT0/ AN10 RB0 INT0 FLT0 AN10	33	9	8	I/O I I I	TTL ST ST Analog	Digital I/O. External Interrupt 0. Enhanced PWM Fault input (ECCP1 module). Analog input 10.		
RB1/INT1/AN8 RB1 INT1 AN8	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 1. Analog input 8.		
RB2/INT2/CANTX RB2 INT2 CANTX	35	11	10	I/O I O	TTL ST TTL	Digital I/O. External Interrupt 2. CAN bus TX.		
RB3/CANRX RB3 CANRX	36	12	11	I/O I	TTL TTL	Digital I/O. CAN bus RX.		
RB4/KBI0/AN9 RB4 KBI0 AN9	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog Input 9.		
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input = Power

O = Output

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	oer	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Type	Type	Description
						PORTC is a bidirectional I/O port.
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI RC1 T1OSI	16	35	35	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	17	36	36	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL RC4/SDI/SDA	23	42	42	I/O	I ² C	Synchronous serial clock input/output for I ² C™ mode.
RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input 1

= Power

O = Output

 $I^2C = I^2C^{\dagger M}/SMBus$ input buffer

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description		
Pili Name	PDIP	QFN	TQFP	Type	Type	Description		
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled.		
RD0/PSP0/C1IN+ RD0 PSP0 C1IN+	19	38	38	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (+).		
RD1/PSP1/C1IN- RD1 PSP1 C1IN-	20	39	39	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (-)		
RD2/PSP2/C2IN+ RD2 PSP2 C2IN+	21	40	40	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (+).		
RD3/PSP3/C2IN- RD3 PSP3 C2IN-	22	41	41	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (-).		
RD4/PSP4/ECCP1/ P1A RD4 PSP4 ECCP1 P1A	27	2	2	I/O I/O I/O O	ST TTL ST TTL	Digital I/O. Parallel Slave Port data. Capture 2 input/Compare 2 output/PWM2 output. ECCP1 PWM Output A.		
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output B.		
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output C.		
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM Output D.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input = Power

O = Output

 $I^2C = I^2C^{TM}/SMBus$ input buffer

TABLE 1-3: PIC18F4480/4580 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description
	PDIP	QFN	TQFP	Type	ре Туре	Description
						PORTE is a bidirectional I/O port.
RE0/RD/AN5	8	25	25			
RE0				I/O	ST	Digital I/O.
RD				I	TTL	Read control for Parallel Slave Port (see also WR and $\overline{\text{CS}}$ pins).
AN5				I	Analog	Analog Input 5.
RE1/WR/AN6/C1OUT	9	26	26			
RE1				I/O	ST	Digital I/O.
WR				I	TTL	Write control for Parallel Slave Port (see $\overline{\text{CS}}$ and $\overline{\text{RD}}$ pins).
AN6				- 1	Analog	Analog Input 6.
C1OUT				0	TTL	Comparator 1 output.
RE2/CS/AN7/C2OUT	10	27	27			
RE2				I/O	ST	Digital I/O.
<u>CS</u>				I	TTL	Chip select control for Parallel Slave Port (see related RD and WR).
AN7				- 1	Analog	Analog Input 7.
C2OUT				0	TTL	Comparator 2 output.
RE3		_	_	_	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	_	Ground reference for logic and I/O pins.
VDD	11,	7, 8,	7, 28	Р		Positive supply for logic and I/O pins.
V DD	32	28, 29	7, 20	'		1 ostave supply for logic and 1/0 pins.
NC	_	13	12, 13,	_	_	No connect.
			33, 34			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

 $I^2C = I^2C^{TM}/SMBus$ input buffer

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18F MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F2480/2580/4480/4580 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVSS pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.4 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")


Additionally, the following pins may be required:

 VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

Note 1: The example shown is for a PIC18F device with five VDD/Vss and AVDD/AVss pairs.

Other devices may have more or less pairs; adjust the number of decoupling capacitors

appropriately.