



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**MICROCHIP**

---

**PIC18F87K22 Family  
Data Sheet**

64/80-Pin, High-Performance,  
1-Mbit Enhanced Flash Microcontrollers  
with 12-Bit A/D and  
nanoWatt XLP Technology

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-61341-272-5

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2009 ==**

*Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# PIC18F87K22 FAMILY

## 64/80-Pin, High-Performance, 1-Mbit Enhanced Flash MCUs with 12-Bit A/D and nanoWatt XLP Technology

### Low-Power Features:

- Power-Managed modes:
  - Run: CPU on, peripherals on
  - Idle: CPU off, peripherals on
  - Sleep: CPU off, peripherals off
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor
- Power-Saving Peripheral Module Disable (PMD)
- Ultra Low-Power Wake-up
- Fast Wake-up, 1  $\mu$ s Typical
- Low-Power WDT, 300 nA Typical
- Ultra Low 50 nA Input Leakage
- Run mode Currents Down to 5.5  $\mu$ A, Typical
- Idle mode Currents Down to 1.7  $\mu$ A Typical
- Sleep mode Currents Down to Very Low 20 nA, Typical
- RTCC Current Downs to Very Low 700 nA, Typical

### Special Microcontroller Features:

- Operating Voltage Range: 1.8V to 5.5V
- On-Chip 3.3V Regulator
- Operating Speed up to 64 MHz
- Up to 128 Kbytes On-Chip Flash Program Memory
- Data EEPROM of 1,024 Bytes
- 4K x 8 General Purpose Registers (SRAM)
- 10,000 Erase/Write Cycle Flash Program Memory, Minimum
- 1,000,000 Erase/write Cycle Data EEPROM Memory, Typical
- Flash Retention: 40 Years, Minimum
- Three Internal Oscillators: LF-INTRC (31 kHz), MF-INTOSC (500 kHz) and HF-INTOSC (16 MHz)
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 4,194s (about 70 minutes)
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug via Two Pins
- Programmable:
  - BOR
  - LVD

| Device      | Program Memory |                            | Data Memory  |                | I/O | 12-Bit A/D (ch) | CCP/ECCP (PWM) | MSSP |                          | EUSART | Comparators | Timers 8/16-Bit | External Bus | CTMU | RTCC |   |
|-------------|----------------|----------------------------|--------------|----------------|-----|-----------------|----------------|------|--------------------------|--------|-------------|-----------------|--------------|------|------|---|
|             | Flash (bytes)  | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) |     |                 |                | SPI  | Master I <sup>2</sup> C™ |        |             |                 |              |      |      |   |
| PIC18F65K22 | 32K            | 16,383                     | 2K           | 1K             | 53  | 16              | 5/3            | 2    | Y                        | Y      | 2           | 3               | 4/4          | N    | Y    | Y |
| PIC18F66K22 | 64K            | 32,768                     | 4K           | 1K             | 53  | 16              | 7/3            | 2    | Y                        | Y      | 2           | 3               | 6/5          | N    | Y    | Y |
| PIC18F67K22 | 128K           | 65,536                     | 4K           | 1K             | 53  | 16              | 7/3            | 2    | Y                        | Y      | 2           | 3               | 6/5          | N    | Y    | Y |
| PIC18F85K22 | 32K            | 16,383                     | 2K           | 1K             | 69  | 24              | 5/3            | 2    | Y                        | Y      | 2           | 3               | 4/4          | Y    | Y    | Y |
| PIC18F86K22 | 64K            | 32,768                     | 4K           | 1K             | 69  | 24              | 7/3            | 2    | Y                        | Y      | 2           | 3               | 6/5          | Y    | Y    | Y |
| PIC18F87K22 | 128K           | 65,536                     | 4K           | 1K             | 69  | 24              | 7/3            | 2    | Y                        | Y      | 2           | 3               | 6/5          | Y    | Y    | Y |

# PIC18F87K22 FAMILY

---


## Peripheral Highlights:

- Up to Ten CCP/ECCP modules:
  - Up to seven Capture/Compare/PWM (CCP) modules
  - Three Enhanced Capture/Compare/PWM (ECCP) modules
- Up to Eleven 8/16-Bit Timer/Counter modules:
  - Timer0 – 8/16-bit timer/counter with 8-bit programmable prescaler
  - Timer1,3 – 16-bit timer/counter
  - Timer2,4,6,8 – 8-bit timer/counter
  - Timer5,7 – 16-bit timer/counter for 64k and 128k parts
  - Timer10,12 – 8-bit timer/counter for 64k and 128k parts
- Three Analog Comparators
- Configurable Reference Clock Output
- Hardware Real-Time Clock and Calendar (RTCC) module with Clock, Calendar and Alarm Functions
- Charge Time Measurement Unit (CTMU):
  - Capacitance measurement for mTouch™ sensing solution
  - Time measurement with 1 ns typical resolution
  - Integrated temperature sensor
- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Two Master Synchronous Serial Port (MSSP) modules:
  - 3/4-wire SPI (supports all four SPI modes)
  - I<sup>2</sup>C™ Master and Slave modes
- Two Enhanced Addressable USART modules:
  - LIN/J2602 support
  - Auto-Baud Detect (ABD)
- 12-Bit A/D Converter with up to 24 Channels:
  - Auto-acquisition and Sleep operation
  - Differential input mode of operation
- Integrated Voltage Reference

# PIC18F87K22 FAMILY

## Pin Diagrams – PIC18F6XK22


### 64-Pin TQFP, QFN



- Note 1:** The ECCP2 pin placement depends on the CCP2MX Configuration bit setting and whether the device is in Microcontroller or Extended Microcontroller mode.
- Note 2:** Not available on the PIC18F65K22 and PIC18F85K22 devices.

# PIC18F87K22 FAMILY

## Pin Diagrams – PIC18F8XK22



# PIC18F87K22 FAMILY

---

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....   | 9   |
| 2.0  | Guidelines for Getting Started with PIC18FXXXKXX Microcontrollers .....         | 37  |
| 3.0  | Oscillator Configurations .....   | 43  |
| 4.0  | Power-Managed Modes .....   | 57  |
| 5.0  | Reset .....   | 73  |
| 6.0  | Memory Organization .....   | 87  |
| 7.0  | Flash Program Memory .....  | 111 |
| 8.0  | External Memory Bus .....   | 121 |
| 9.0  | Data EEPROM Memory .....  | 133 |
| 10.0 | 8 x 8 Hardware Multiplier .....   | 139 |
| 11.0 | Interrupts .....  | 141 |
| 12.0 | I/O Ports .....   | 165 |
| 13.0 | Timer0 Module .....   | 193 |
| 14.0 | Timer1 Module .....   | 197 |
| 15.0 | Timer2 Module .....   | 209 |
| 16.0 | Timer3/5/7 Modules .....  | 211 |
| 17.0 | Timer4/6/8/10/12 Modules .....  | 223 |
| 18.0 | Real-Time Clock and Calendar (RTCC) .....                                       | 227 |
| 19.0 | Capture/Compare/PWM (CCP) Modules .....   | 245 |
| 20.0 | Enhanced Capture/Compare/PWM (ECCP) Module .....                                | 259 |
| 21.0 | Master Synchronous Serial Port (MSSP) Module .....                              | 281 |
| 22.0 | Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) ..... | 327 |
| 23.0 | 12-Bit Analog-to-Digital Converter (A/D) Module .....                           | 351 |
| 24.0 | Comparator Module .....   | 367 |
| 25.0 | Comparator Voltage Reference Module .....                                       | 375 |
| 26.0 | High/Low-Voltage Detect (HLVD) .....  | 379 |
| 27.0 | Charge Time Measurement Unit (CTMU) .....                                       | 385 |
| 28.0 | Special Features of the CPU .....   | 403 |
| 29.0 | Instruction Set Summary .....   | 431 |
| 30.0 | Development Support .....   | 481 |
| 31.0 | Electrical Characteristics .....  | 485 |
| 32.0 | Packaging Information .....   | 525 |
|      | Appendix A: Revision History .....  | 533 |
|      | Appendix B: Migration From PIC18F87J11 and PIC18F8722 to PIC18F87K22 .....      | 534 |
|      | Index .....   | 535 |
|      | The Microchip Web Site .....  | 547 |
|      | Customer Change Notification Service .....                                      | 547 |
|      | Customer Support .....  | 547 |
|      | Reader Response .....   | 548 |
|      | Product Identification System .....   | 549 |



# PIC18F87K22 FAMILY

---

---

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com) or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

# PIC18F87K22 FAMILY

## 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F65K22
- PIC18F66K22
- PIC18F67K22
- PIC18F85K22
- PIC18F86K22
- PIC18F87K22

This family combines the traditional advantages of all PIC18 microcontrollers – namely, high computational performance and a rich feature set – with an extremely competitive price point. These features make the PIC18F87K22 family a logical choice for many high-performance applications where price is a primary consideration.

### 1.1 Core Features

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F87K22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- **Alternate Run Modes:** By clocking the controller from the Timer1 source or the Internal RC oscillator, power consumption during code execution can be reduced.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- **nanoWatt XLP:** An extra low-power Sleep, BOR, RTCC and Watchdog Timer

#### 1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F87K22 family offer different oscillator options, allowing users a range of choices in developing application hardware. These include:

- External Resistor/Capacitor (RC); RA6 available
- External Resistor/Capacitor with Clock Out (RCIO)
- Three External Clock modes:
  - External Clock (EC); RA6 available
  - External Clock with Clock Out (ECIO)
  - External Crystal (XT, HS, LP)
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes, which allows clock speeds of up to 64 MHz. PLL can also be used with the internal oscillator.

- An internal oscillator block that provides a 16 MHz clock ( $\pm 2\%$  accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD)
  - Operates as HF-INTOSC or MF-INTOSC when block selected for 16 MHz or 500 kHz
  - Frees the two oscillator pins for use as additional general purpose I/O

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- **Fail-Safe Clock Monitor:** This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

#### 1.1.3 MEMORY OPTIONS

The PIC18F87K22 family provides ample room for application code, from 32 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last up to 10,000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 40 years.

The Flash program memory is readable and writable. During normal operation, the PIC18F87K22 family also provides plenty of room for dynamic application data with up to 3,862 bytes of data RAM.

#### 1.1.4 EXTERNAL MEMORY BUS

Should 128 Kbytes of memory be inadequate for an application, the 80-pin members of the PIC18F87K22 family have an External Memory Bus (EMB) enabling the controller's internal Program Counter to address a memory space of up to 2 Mbytes. This is a level of data access that few 8-bit devices can claim and enables:

- Using combinations of on-chip and external memory of up to 2 Mbytes
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

#### 1.1.5 EXTENDED INSTRUCTION SET

The PIC18F87K22 family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

# PIC18F87K22 FAMILY

---

## 1.1.6 EASY MIGRATION

All devices share the same rich set of peripherals except that the devices with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22) have two less CCPs and three less timers. This provides a smooth migration path within the device family as applications evolve and grow.

The consistent pinout scheme, used throughout the entire family, also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

All of the devices in the family share the same rich set of peripherals, except for those with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22). Those devices have two less CCPs and three less timers.

The PIC18F87K22 family is also largely pin compatible with other PIC18 families, such as the PIC18F8720 and PIC18F8722 and the PIC18F85J11. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set.

## 1.2 Other Special Features

- **Communications:** The PIC18F87K22 family incorporates a range of serial communication peripherals, including two Enhanced USARTs (EUSART) that support LIN/J2602, and two Master SSP modules, capable of both SPI and I<sup>2</sup>C™ (Master and Slave) modes of operation.
- **CCP Modules:** PIC18F87K22 family devices incorporate up to seven Capture/Compare/PWM (CCP) modules. Up to six different time bases can be used to perform several different operations at once.
- **ECCP Modules:** The PIC18F87K22 family has three Enhanced CCP (ECCP) modules to maximize flexibility in control applications:
  - Up to eight different time bases for performing several different operations at once
  - Up to four PWM outputs for each module, for a total of 12 PWMs
  - Other beneficial features, such as polarity selection, programmable dead time, auto-shutdown and restart, and Half-Bridge and Full-Bridge Output modes
- **12-Bit A/D Converter:** The PIC18F87K22 family has differential ADC. It incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead.
- **Charge Time Measurement Unit (CTMU):** The CTMU is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation.
- Together with other on-chip analog modules, the CTMU can precisely measure time, measure capacitance or relative changes in capacitance, or generate output pulses that are independent of the system clock.
- **LP Watchdog Timer (WDT):** This enhanced version incorporates a 22-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See [Section 31.0 “Electrical Characteristics”](#) for time-out periods.
- **Real-Time Clock and Calendar Module (RTCC):** The RTCC module is intended for applications requiring that accurate time be maintained for extended periods of time with minimum to no intervention from the CPU.
- The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

## 1.3 Details on Individual Family Members

Devices in the PIC18F87K22 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in [Figure 1-1](#) and [Figure 1-2](#).

The devices are differentiated from each other in these ways:

- Flash Program Memory:
  - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) – 32 Kbytes
  - PIC18FX6K22 (PIC18F66K22 and PIC18F86K22) – 64 Kbytes
  - PIC18FX7K22 (PIC18F67K22 and PIC18F87K22) – 128 Kbytes
- Data RAM:
  - All devices except PIC18FX5K22 – 4 Kbytes
  - PIC18FX5K22 – 2 Kbytes
- I/O Ports:
  - PIC18F6XK22 (64-pin devices) – 7 bidirectional ports
  - PIC18F8XK22 (80-pin devices) – 9 bidirectional ports
- CCP modules:
  - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) – 5 CCP modules
  - PIC18FX6K22 and PIC18FX7K22 (PIC18F66K22, PIC18F86K22, PIC18F67K22, and PIC18F87K22) – 7 CCP modules
- Timer modules:
  - PIC18FX5K22 (PIC18F65K22 and PIC18F85K22) – Four 8-bit timer/counters and four 16-bit timer/counters
  - PIC18FX6K22 and PIC18FX7K22 (PIC18F66K22, PIC18F86K22, PIC18F67K22, and PIC18F87K22) – Six 8-bit timer/counters and five 16-bit timer/counters
- A/D Channels:
  - PIC18F6XK22 (64-pin devices) – 24 channels
  - PIC18F8XK22 (80-pin devices) – 16 channels

All other features for devices in this family are identical. These are summarized in [Table 1-1](#) and [Table 1-2](#).

The pinouts for all devices are listed in [Table 1-3](#) and [Table 1-4](#).

# PIC18F87K22 FAMILY

**TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XK22 (64-PIN DEVICES)**


| Features                          | PIC18F65K22   | PIC18F66K22 | PIC18F67K22 |
|-----------------------------------|---|-------------|-------------|
| Operating Frequency               | DC – 64 MHz   |             |             |
| Program Memory (Bytes)            | 32K   | 64K         | 128K        |
| Program Memory (Instructions)     | 16,384  | 32,768      | 65,536      |
| Data Memory (Bytes)               | 2K  | 4K          | 4K          |
| Interrupt Sources                 | 42  | 48          |             |
| I/O Ports                         | Ports A, B, C, D, E, F, G   |             |             |
| Parallel Communications           | Parallel Slave Port (PSP)   |             |             |
| Timers                            | 8   | 11          |             |
| Comparators                       | 3   |             |             |
| CTMU                              | Yes   |             |             |
| RTCC                              | Yes   |             |             |
| Capture/Compare/PWM (CCP) Modules | 5   | 7           | 7           |
| Enhanced CCP (ECCP) Modules       | 3   |             |             |
| Serial Communications             | Two MSSPs and two Enhanced USARTs (EUSART)                                      |             |             |
| 12-Bit Analog-to-Digital Module   | 16 Input Channels   |             |             |
| Resets (and Delays)               | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) |             |             |
| Instruction Set                   | 75 Instructions, 83 with Extended Instruction Set Enabled                       |             |             |
| Packages                          | 64-Pin QFN, 64-Pin TQFP   |             |             |

**TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XK22 (80-PIN DEVICES)**

| Features                          | PIC18F85K22   | PIC18F86K22 | PIC18F87K22 |
|-----------------------------------|---|-------------|-------------|
| Operating Frequency               | DC – 64 MHz   |             |             |
| Program Memory (Bytes)            | 32K   | 64K         | 128K        |
|                                   | (Up to 2 Mbytes with Extended Memory)   |             |             |
| Program Memory (Instructions)     | 16,384  | 32,768      | 65,536      |
| Data Memory (Bytes)               | 2K  | 4K          | 4K          |
| Interrupt Sources                 | 42  | 48          |             |
| I/O Ports                         | Ports A, B, C, D, E, F, G, H, J   |             |             |
| Parallel Communications           | Parallel Slave Port (PSP)   |             |             |
| Timers                            | 8   | 11          |             |
| Comparators                       | 3   |             |             |
| CTMU                              | Yes   |             |             |
| RTCC                              | Yes   |             |             |
| Capture/Compare/PWM (CCP) Modules | 5   | 7           | 7           |
| Enhanced CCP (ECCP) Modules       | 3   |             |             |
| Serial Communications             | Two MSSPs and 2 Enhanced USARTs (EUSART)  |             |             |
| 12-Bit Analog-to-Digital Module   | 24 Input Channels   |             |             |
| Resets (and Delays)               | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) |             |             |
| Instruction Set                   | 75 Instructions, 83 with Extended Instruction Set Enabled                       |             |             |
| Packages                          | 80-Pin TQFP   |             |             |

# PIC18F87K22 FAMILY


FIGURE 1-1: PIC18F6XK22 (64-PIN) BLOCK DIAGRAM



- Note 1:** See Table 1-3 for I/O port pin descriptions.
- Note 2:** RA6 and RA7 are only available as digital I/O in select oscillator modes. For more information, see Section 3.0 "Oscillator Configurations".
- Note 3:** Unimplemented on the PIC18F65K22.

# PIC18F87K22 FAMILY

FIGURE 1-2: PIC18F8XK22 (80-PIN) BLOCK DIAGRAM









# PIC18F87K22 FAMILY

**TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name   | Pin Number | Pin Type                  | Buffer Type                | Description   |
|--|------------|---------------------------|----------------------------|---|
|  | QFN/TQFP   |                           |                            |   |
| RB0/INT0/FLTO<br>RB0<br>INT0<br>FLTO                                 | 48         | I/O<br>I<br>I             | TTL<br>ST<br>ST            | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.<br><br>Digital I/O.<br>External Interrupt 0.<br>Enhanced PWM Fault input for ECCP1/2/3. |
| RB1/INT1<br>RB1<br>INT1  | 47         | I/O<br>I                  | TTL<br>ST                  | Digital I/O.<br>External Interrupt 1.   |
| RB2/INT2/CTED1<br>RB2<br>INT2<br>CTED1                               | 46         | I/O<br>I<br>I             | TTL<br>ST<br>ST            | Digital I/O.<br>External Interrupt 2.<br>CTMU Edge 1 input.   |
| RB3/INT3/CTED2/<br>ECCP2/P2A<br>RB3<br>INT3<br>CTED2<br>ECCP2<br>P2A | 45         | I/O<br>I<br>I<br>I/O<br>O | TTL<br>ST<br>ST<br>ST<br>— | Digital I/O.<br>External Interrupt 3.<br>CTMU Edge 2 input.<br>Capture 2 input/Compare 2 output/PWM2.<br>Enhanced PWM2 Output A.  |
| RB4/KBI0<br>RB4<br>KBI0  | 44         | I/O<br>I                  | TTL<br>TTL                 | Digital I/O.<br>Interrupt-on-change pin.  |
| RB5/KBI1/T3CKI/T1G<br>RB5<br>KBI1<br>T3CKI<br>T1G                    | 43         | I/O<br>I<br>I<br>I        | TTL<br>TTL<br>ST<br>ST     | Digital I/O.<br>Interrupt-on-change pin.<br>Timer3 clock input.<br>Timer1 external clock gate input.  |
| RB6/KBI2/PGC<br>RB6<br>KBI2<br>PGC                                   | 42         | I/O<br>I<br>I/O           | TTL<br>TTL<br>ST           | Digital I/O.<br>Interrupt-on-change pin.<br>In-Circuit Debugger and ICSP™ programming clock pin.  |
| RB7/KBI3/PGD<br>RB7<br>KBI3<br>PGD                                   | 37         | I/O<br>I<br>I/O           | TTL<br>TTL<br>ST           | Digital I/O.<br>Interrupt-on-change pin.<br>In-Circuit Debugger and ICSP programming data pin.  |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

**TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name   | Pin Number | Pin Type             | Buffer Type                  | Description  |
|--|------------|----------------------|------------------------------|--|
|  | QFN/TQFP   |                      |                              |  |
| RC0/SOSCO/SCLKI<br>RC0<br>SOSCO<br>SCLKI                           | 30         | I/O<br>O<br>I        | ST<br>—<br>ST                | PORTC is a bidirectional I/O port.<br><br>Digital I/O.<br>SOSC oscillator output.<br>Digital SOSC input.                                 |
| RC1/SOSCI/ECCP2/P2A<br>RC1<br>SOSCI<br>ECCP2 <sup>(1)</sup><br>P2A | 29         | I/O<br>I<br>I/O<br>O | ST<br>CMOS<br>ST<br>—        | Digital I/O.<br>SOSC oscillator input.<br>Capture 2 input/Compare 2 output/PWM2 output.<br>Enhanced PWM2 Output A.                       |
| RC2/ECCP1/P1A<br>RC2<br>ECCP1<br>P1A                               | 33         | I/O<br>I/O<br>O      | ST<br>ST<br>—                | Digital I/O.<br>Capture 1 input/Compare 1 output/PWM1 output.<br>Enhanced PWM1 Output A.   |
| RC3/SCK1/SCL1<br>RC3<br>SCK1<br>SCL1 <sup>(4)</sup>                | 34         | I/O<br>I/O<br>I/O    | ST<br>ST<br>I <sup>2</sup> C | Digital I/O.<br>Synchronous serial clock input/output for SPI mode.<br>Synchronous serial clock input/output for I <sup>2</sup> C™ mode. |
| RC4/SDI1/SDA1<br>RC4<br>SDI1<br>SDA1 <sup>(4)</sup>                | 35         | I/O<br>I<br>I/O      | ST<br>ST<br>I <sup>2</sup> C | Digital I/O.<br>SPI data in.<br>I <sup>2</sup> C data I/O.   |
| RC5/SDO1<br>RC5<br>SDO1  | 36         | I/O<br>O             | ST<br>—                      | Digital I/O.<br>SPI data out.  |
| RC6/TX1/CK1<br>RC6<br>TX1<br>CK1                                   | 31         | I/O<br>O<br>I/O      | ST<br>—<br>ST                | Digital I/O.<br>EUSART asynchronous transmit.<br>EUSART synchronous clock (see related RX1/DT1).   |
| RC7/RX1/DT1<br>RC7<br>RX1<br>DT1                                   | 32         | I/O<br>I<br>I/O      | ST<br>ST<br>ST               | Digital I/O.<br>EUSART asynchronous receive.<br>EUSART synchronous data (see related TX1/CK1).   |

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
I = Input      O = Output  
P = Power      OD = Open-Drain (no P diode to VDD)  
I<sup>2</sup>C = I<sup>2</sup>C™/SMBus

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**Note 2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**Note 3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**Note 4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

**TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name                   | Pin Number | Pin Type         | Buffer Type   | Description                        |
|----------------------------|------------|------------------|---|------------------------------------|
|                            | QFN/TQFP   |                  |   |                                    |
| RD0/PSP0/CTPLS             | 58         |                  |   | PORTD is a bidirectional I/O port. |
| RD0                        |            | I/O              | ST  | Digital I/O.                       |
| PSP0                       |            | I/O              | TTL   | Parallel Slave Port data.          |
| CTPLS                      |            | O                | —   | CTMU pulse generator output.       |
| RD1/PSP1/T5CKI/T7G         | 55         |                  |   |                                    |
| RD1                        |            | I/O              | ST  | Digital I/O.                       |
| PSP1                       |            | I/O              | TTL   | Parallel Slave Port.               |
| T5CKI                      |            | I                | ST  | Timer5 clock input.                |
| T7G                        | I          | ST               | Timer7 external clock gate input.                       |                                    |
| RD2/PSP2                   | 54         |                  |   |                                    |
| RD2                        |            | I/O              | ST  | Digital I/O.                       |
| PSP2                       | O          | TTL              | Parallel Slave Port.                                    |                                    |
| RD3/PSP3                   | 53         |                  |   |                                    |
| RD3                        |            | I/O              | ST  | Digital I/O.                       |
| PSP3                       | I/O        | TTL              | Parallel Slave Port.                                    |                                    |
| RD4/PSP4/SDO2              | 52         |                  |   |                                    |
| RD4                        |            | I/O              | ST  | Digital I/O.                       |
| PSP4                       |            | I/O              | TTL   | Parallel Slave Port.               |
| SDO2                       | O          | —                | —   | SPI data out.                      |
| RD5/PSP5/SDI2/SDA2         | 51         |                  |   |                                    |
| RD5                        |            | I/O              | ST  | Digital I/O.                       |
| PSP5                       |            | I/O              | TTL   | Parallel Slave Port.               |
| SDI2                       |            | I                | ST  | SPI data in.                       |
| SDA2                       | I/O        | I <sup>2</sup> C | I <sup>2</sup> C™ data I/O.                             |                                    |
| RD6/PSP6/SCK2/SCL2         | 50         |                  |   |                                    |
| RD6                        |            | I/O              | ST  | Digital I/O.                       |
| PSP6                       |            | I/O              | TTL   | Parallel Slave Port.               |
| SCK2                       |            | I/O              | ST  | Synchronous serial clock.          |
| SCL2 <sup>(4)</sup>        | I/O        | I <sup>2</sup> C | Synchronous serial clock I/O for I <sup>2</sup> C mode. |                                    |
| RD7/PSP7/ $\overline{SS2}$ | 49         |                  |   |                                    |
| RD7                        |            | I/O              | ST  | Digital I/O.                       |
| PSP7                       |            | I/O              | TTL   | Parallel Slave Port.               |
| $\overline{SS2}$           |            | I                | TTL   | SPI slave select input.            |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name                               | Pin Number | Pin Type | Buffer Type | Description   |
|--|------------|----------|-------------|---|
|  | QFN/TQFP   |          |             |   |
| RE0/ $\overline{\text{RD}}$ /P2D       | 2          | I/O      | ST          | PORTE is a bidirectional I/O port.<br><br>Digital I/O.<br>Parallel Slave Port read strobe.<br>ECCP2 PWM Output D.           |
| RE0                                    |            | I        | TTL         |   |
| $\overline{\text{RD}}$<br>P2D          |            | O        | —           |   |
| RE1/ $\overline{\text{WR}}$ /P2C       | 1          | I/O      | ST          | Digital I/O.<br>Parallel Slave Port write strobe.<br>ECCP2 PWM Output C.  |
| RE1                                    |            | I        | TTL         |   |
| $\overline{\text{WR}}$<br>P2C          |            | O        | —           |   |
| RE2/ $\overline{\text{CS}}$ /P2B/CCP10 | 64         | I/O      | ST          | Digital I/O.<br>Parallel Slave Port chip select.<br>ECCP2 PWM Output B.<br>Capture 10 input/Compare 10 output/PWM10 output. |
| RE2                                    |            | I        | TTL         |   |
| $\overline{\text{CS}}$<br>P2B          |            | O        | —           |   |
| CCP10 <sup>(3)</sup>                   |            | I/O      | S/T         |   |
| RE3/P3C/CCP9/REFO                      | 63         | I/O      | ST          | Digital I/O.<br>ECCP3 PWM Output C.<br>Capture 9 input/Compare 9 output/PWM9 output.<br>Reference clock out.                |
| RE3                                    |            | O        | —           |   |
| P3C                                    |            | I/O      | S/T         |   |
| CCP9 <sup>(3,4)</sup><br>REFO          |            | O        | —           |   |
| RE4/P3B/CCP8                           | 62         | I/O      | ST          | Digital I/O.<br>ECCP3 PWM Output B.<br>Capture 8 input/Compare 8 output/PWM8 output.  |
| RE4                                    |            | O        | —           |   |
| P3B<br>CCP8 <sup>(4)</sup>             |            | I/O      | S/T         |   |
| RE5/P1C/CCP7                           | 61         | I/O      | ST          | Digital I/O.<br>ECCP1 PWM Output C.<br>Capture 7 input/Compare 7 output/PWM7 output.  |
| RE5                                    |            | O        | —           |   |
| P1C<br>CCP7 <sup>(4)</sup>             |            | I/O      | S/T         |   |
| RE6/P1B/CCP6                           | 60         | I/O      | ST          | Digital I/O.<br>ECCP1 PWM Output B.<br>Capture 6 input/Compare 6 output/PWM6 output.  |
| RE6                                    |            | O        | —           |   |
| P1B<br>CCP6 <sup>(4)</sup>             |            | I/O      | S/T         |   |
| RE7/ECCP2/P2A                          | 59         | I/O      | ST          | Digital I/O.<br>Capture 2 input/Compare 2 output/PWM2 output.<br>ECCP2 PWM Output A.  |
| RE7                                    |            | I/O      | ST          |   |
| ECCP2 <sup>(2)</sup><br>P2A            |            | O        | —           |   |

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
 ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
 I = Input      O = Output  
 P = Power      OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

**TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name             | Pin Number | Pin Type | Buffer Type | Description  |
|----------------------|------------|----------|-------------|--|
|                      | QFN/TQFP   |          |             |  |
| RF1/AN6/C2OUT/CTDIN  | 17         | I/O      | ST          | PORTF is a bidirectional I/O port.<br><br>Digital I/O.<br>Analog Input 6.<br>Comparator 2 output.<br>CTMU pulse delay input. |
| RF1                  |            | I        | Analog      |  |
| AN6                  |            | O        | —           |  |
| C2OUT                |            | I        | ST          |  |
| CTDIN                |            |          |             |  |
| RF2/AN7/C1OUT        | 16         | I/O      | ST          | Digital I/O.<br>Analog Input 7.<br>Comparator 1 output.  |
| RF2                  |            | I        | Analog      |  |
| AN7                  |            | O        | —           |  |
| C1OUT                |            |          |             |  |
| RF3/AN8/C2INB/CTMUI  | 15         | I/O      | ST          | Digital I/O.<br>Analog Input 8.<br>Comparator 2 Input B.<br>CTMU pulse generator charger for the C2INB comparator input.     |
| RF3                  |            | I        | Analog      |  |
| AN8                  |            | I        | Analog      |  |
| C2INB                |            | O        | —           |  |
| CTMUI                |            |          |             |  |
| RF4/AN9/C2INA        | 14         | I/O      | ST          | Digital I/O.<br>Analog Input 9.<br>Comparator 2 Input A.   |
| RF4                  |            | I        | Analog      |  |
| AN9                  |            | I        | Analog      |  |
| C2INA                |            |          |             |  |
| RF5/AN10/CVREF/C1INB | 13         | I/O      | ST          | Digital I/O.<br>Analog Input 10.<br>Comparator reference voltage output.<br>Comparator 1 Input B.                            |
| RF5                  |            | I        | Analog      |  |
| AN10                 |            | O        | Analog      |  |
| CVREF                |            | I        | Analog      |  |
| C1INB                |            |          |             |  |
| RF6/AN11/C1INA       | 12         | I/O      | ST          | Digital I/O.<br>Analog Input 11.<br>Comparator 1 Input A.  |
| RF6                  |            | I        | Analog      |  |
| AN11                 |            | I        | Analog      |  |
| C1INA                |            |          |             |  |
| RF7/AN5/SS1          | 11         | I/O      | ST          | Digital I/O.<br>Analog Input 5.<br>SPI1 slave select input.  |
| RF7                  |            | O        | Analog      |  |
| AN5                  |            | I        | TTL         |  |
| SS1                  |            |          |             |  |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

**TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name                                   | Pin Number | Pin Type | Buffer Type | Description  |
|--|------------|----------|-------------|--|
|  | QFN/TQFP   |          |             |  |
| RG0/ECCP3/P3A                              | 3          | I/O      | ST          | PORTG is a bidirectional I/O port.<br><br>Digital I/O.<br>Capture 3 input/Compare 3 output/PWM3 output.<br>ECCP3 PWM Output A.   |
| RG0  |            | I/O      | ST          |  |
| ECCP3<br>P3A                               |            | O        | —           |  |
| RG1/TX2/CK2/AN19/<br>C3OUT                 | 4          | I/O      | ST          | Digital I/O.<br>EUSART asynchronous transmit.<br>EUSART synchronous clock (see related RX2/DT2).<br>Analog Input 19.<br>Comparator 3 output.   |
| RG1  |            | O        | —           |  |
| TX2  |            | I/O      | ST          |  |
| CK2  |            | I        | Analog      |  |
| AN19<br>C3OUT                              |            | O        | —           |  |
| RG2/RX2/DT2/AN18/<br>C3INA                 | 5          | I/O      | ST          | Digital I/O.<br>EUSART asynchronous receive.<br>EUSART synchronous data (see related TX2/CK2).<br>Analog Input 18.<br>Comparator 3 Input A.  |
| RG2  |            | I        | ST          |  |
| RX2  |            | I/O      | ST          |  |
| DT2  |            | I        | Analog      |  |
| AN18<br>C3INA                              |            | I        | Analog      |  |
| RG3/CCP4/AN17/P3D/<br>C3INB                | 6          | I/O      | ST          | Digital I/O.<br>Capture 4 input/Compare 4 output/PWM4 output.<br>Analog Input 18.<br>ECCP3 PWM Output D.<br>Comparator 3 Input B.  |
| RG3  |            | I/O      | S/T         |  |
| CCP4                                       |            | I        | Analog      |  |
| AN17                                       |            | O        | —           |  |
| P3D<br>C3INB                               |            | I        | Analog      |  |
| RG4/RTCC/T7CKI/T5G/<br>CCP5/AN16/P1D/C3INC | 8          | I/O      | ST          | Digital I/O.<br>RTCC output<br>Timer7 clock input.<br>Timer5 external clock gate input.<br>Capture 5 input/Compare 5 output/PWM5 output.<br>Analog Input 16.<br>ECCP1 PWM Output D.<br>Comparator 3 Input C. |
| RG4  |            | O        | —           |  |
| RTCC                                       |            | I        | ST          |  |
| T7CKI <sup>(3)</sup>                       |            | I        | ST          |  |
| T5G  |            | I/O      | ST          |  |
| CCP5                                       |            | I        | Analog      |  |
| AN16                                       |            | O        | —           |  |
| P1D<br>C3INC                               |            | I        | Analog      |  |
| RG5  | 7          |          |             | See the $\overline{\text{MCLR}}$ /RG5 pin.   |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**Note 2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**Note 3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**Note 4:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).





# PIC18F87K22 FAMILY

**TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS**

| Pin Name                                     | Pin Number | Pin Type              | Buffer Type             | Description   |
|--|------------|-----------------------|-------------------------|---|
|  | TQFP       |                       |                         |   |
| MCLR/RG5<br>RG5<br>MCLR                      | 9          | I<br>I                | ST<br>ST                | Master Clear (input) or programming voltage (input).<br><br>This pin is an active-low Reset to the device.<br>General purpose, input only pin.  |
| OSC1/CLKI/RA7<br>OSC1<br>CLKI<br><br>RA7     | 49         | I<br>I<br><br>I/O     | CMOS<br>CMOS<br><br>TTL | Oscillator crystal or external clock input.<br>Oscillator crystal input.<br>External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)<br>General purpose I/O pin.  |
| OSC2/CLKO/RA6<br>OSC2<br><br>CLKO<br><br>RA6 | 50         | O<br><br>O<br><br>I/O | —<br><br>—<br><br>TTL   | Oscillator crystal or clock output.<br>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.<br>In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.<br>General purpose I/O pin. |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** PSP is available only in Microcontroller mode.  
**5:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

# PIC18F87K22 FAMILY

**TABLE 1-4: PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name                     | Pin Number | Pin Type                | Buffer Type                         | Description                         |
|------------------------------|------------|-------------------------|-------------------------------------|-------------------------------------|
|                              | TQFP       |                         |                                     |                                     |
| RA0/AN0/ULPWU                | 30         | I/O<br>I<br>I           | TTL<br>Analog<br>Analog             | PORTA is a bidirectional I/O port.  |
| RA0                          |            |                         |                                     | Digital I/O.                        |
| AN0                          |            |                         |                                     | Analog Input 0.                     |
| ULPWU                        |            |                         |                                     | Ultra Low-Power Wake-up input.      |
| RA1/AN1                      | 29         | I/O<br>I                | TTL<br>Analog                       | Digital I/O.                        |
| RA1                          |            |                         |                                     | Analog Input 1.                     |
| AN1                          |            |                         |                                     |                                     |
| RA2/AN2/VREF-                | 28         | I/O<br>I<br>I           | TTL<br>Analog<br>Analog             | Digital I/O.                        |
| RA2                          |            |                         |                                     | Analog Input 2.                     |
| AN2                          |            |                         |                                     | A/D reference voltage (low) input.  |
| VREF-                        |            |                         |                                     |                                     |
| RA3/AN3/VREF+                | 27         | I/O<br>I<br>I           | TTL<br>Analog<br>Analog             | Digital I/O.                        |
| RA3                          |            |                         |                                     | Analog Input 3.                     |
| AN3                          |            |                         |                                     | A/D reference voltage (high) input. |
| VREF+                        |            |                         |                                     |                                     |
| RA4/T0CKI                    | 34         | I/O<br>I                | ST<br>ST                            | Digital I/O.                        |
| RA4                          |            |                         |                                     | Timer0 external clock input.        |
| T0CKI                        |            |                         |                                     |                                     |
| RA5/AN4/T1CKI/<br>T3G/HLVDIN | 33         | I/O<br>I<br>I<br>I<br>I | TTL<br>Analog<br>ST<br>ST<br>Analog | Digital I/O.                        |
| RA5                          |            |                         |                                     | Analog Input 4.                     |
| AN4                          |            |                         |                                     | Timer1 clock input.                 |
| T1CKI                        |            |                         |                                     | Timer3 external clock gate input.   |
| T3G                          |            |                         |                                     | High/Low-Voltage Detect input.      |
| HLVDIN                       |            |                         |                                     |                                     |
| RA6                          |            |                         |                                     | See the OSC2/CLKO/RA6 pin.          |
| RA7                          |            |                         |                                     | See the OSC1/CLKI/RA7 pin.          |

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C = I<sup>2</sup>C™/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K22 and PIC18F85K22 devices.  
**4:** PSP is available only in Microcontroller mode.  
**5:** The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).