



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**MICROCHIP**

---

**PIC18F87K90 Family  
Data Sheet**

64/80-Pin, High-Performance  
Microcontrollers with LCD Driver and  
nanoWatt XLP Technology

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-61341-351-7

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2009 ==**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# PIC18F87K90 FAMILY

## 64/80-Pin, High-Performance Microcontrollers with LCD Driver and nanoWatt XLP Technology

### Low-Power Features:

- Power-Managed modes:
  - Run: CPU on, peripherals on
  - Idle: CPU off, peripherals on
  - Sleep: CPU off, peripherals off
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor
- Power-Saving Peripheral Module Disable (PMD)
- Ultra Low-Power Wake-up
- Fast Wake-up, 1  $\mu$ s Typical
- Low-Power WDT, 300 nA Typical
- Ultra Low 50 nA Input Leakage
- Run mode Currents Down to 5.5  $\mu$ A, Typical
- Idle mode Currents Down to 1.7  $\mu$ A, Typical
- Sleep mode Current Down to Very Low 20 nA, Typical
- RTCC Current Down to Very Low 700 nA, Typical
- LCD Current Down to Very Low 300 nA, Typical

### LCD Driver and Keypad Features:

- Direct LCD Panel Drive Capability:
  - Can drive LCD panel while in Sleep mode
- Up to 48 Segments and 192 Pixels, Software-Selectable
- Programmable LCD Timing module:
  - Multiple LCD timing sources available
  - Up to four commons: static, 1/2, 1/3 or 1/4 multiplex
  - Bias configuration: Static, 1/2 or 1/3
- Low-Power Resistor Bias Network for LCD

### Peripheral Highlights:

- Ten or Eight CCP/ECCP modules:
  - Seven Capture/Compare/PWM (CCP) modules
  - Three Enhanced Capture/Compare/PWM (ECCP) modules
- Eleven 8/16-Bit Timer/Counter modules:
  - Timer0 – 8/16-bit timer/counter with 8-bit programmable prescaler
  - Timer1, 3, 5, 7 – 16-bit timer/counter
  - Timer2, 4, 6, 8, 10, 12 – 8-bit timer/counter
- Three Analog Comparators
- Configurable Reference Clock Output
- Hardware Real-Time Clock and Calendar (RTCC) module with Clock, Calendar and Alarm Functions
  - Time-out from 0.5s to 1 year
- Charge Time Measurement Unit (CTMU):
  - Capacitance measurement for mTouch™ Sensing
  - Time measurement with 1 ns typical resolution
- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Two Master Synchronous Serial Port (MSSP) modules:
  - 3/4-wire SPI (supports all four SPI modes)
  - I<sup>2</sup>C™ Master and Slave mode

Device	Flash Program Memory (Bytes)	SRAM Data Memory (Bytes)	EEPROM (Bytes)	I/O	LCD Pixels	Timers 8/16-Bit	CCP/ECCP	SPI	I <sup>2</sup> C™	EUSART	12-Bit A/D (Channels)	Comparators	CTMU	RTCC
PIC18F65K90	32K	2K	1K	53	132	4/4	5/3	Yes	Yes	2	16	3	Y	Y
PIC18F66K90	64K	4K	1K	53	132	6/5	7/3	Yes	Yes	2	16	3	Y	Y
PIC18F67K90	128K	4K	1K	53	132	6/5	7/3	Yes	Yes	2	16	3	Y	Y
PIC18F85K90	32K	2K	1K	69	192	4/4	5/3	Yes	Yes	2	24	3	Y	Y
PIC18F86K90	64K	4K	1K	69	192	6/5	7/3	Yes	Yes	2	24	3	Y	Y
PIC18F87K90	128K	4K	1K	69	192	6/5	7/3	Yes	Yes	2	24	3	Y	Y

# PIC18F87K90 FAMILY

---


## Special Microcontroller Features:

- Operating Voltage Range: 1.8V to 5.5V
- On-Chip 3.3V Regulator
- Operating Speed up to 64 MHz
- Up to 128 Kbytes On-Chip Flash Program Memory
- Data EEPROM of 1,024 Bytes
- 4K x 8 General Purpose Registers (SRAM)
- 10,000 Erase/Write Cycle Flash Program Memory, Minimum
- 1,000,000 Erase/write Cycle Data EEPROM Memory, Typical
- Flash Retention 40 Years, Minimum
- Three Internal Oscillators: LF-INTRC (31 kHz), MF-INTOSC (500 kHz) and HF-INTOSC (16 MHz)
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 4,194s (about 70 minutes)
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug via Two Pins
- Programmable:
  - BOR
  - LVD
- Two Enhanced Addressable USART modules:
  - LIN/J2602 support
  - Auto-Baud Detect (ABD)
- 12-Bit A/D Converter with up to 24 Channels:
  - Auto-acquisition and Sleep operation
  - Differential Input mode of operation

# PIC18F87K90 FAMILY

## Pin Diagrams – PIC18F6XK90


64-Pin QFN<sup>(3)</sup>, TQFP



- Note 1:** The ECCP2 pin placement depends on the CCP2MX Configuration bit setting.  
**Note 2:** Not available on the PIC18F65K90 and PIC18F85K90.  
**Note 3:** For the QFN package, it is recommended that the bottom pad be connected to Vss.

# PIC18F87K90 FAMILY

## Pin Diagrams – PIC18F8XK90



# PIC18F87K90 FAMILY

## Table of Contents

1.0	Device Overview .....	9
2.0	Guidelines for Getting Started with PIC18FXXXKXX Microcontrollers .....	35
3.0	Oscillator Configurations .....	41
4.0	Power-Managed Modes .....	53
5.0	Reset .....	69
6.0	Memory Organization .....	85
7.0	Flash Program Memory .....	111
8.0	Data EEPROM Memory .....	121
9.0	8 x 8 Hardware Multiplier .....	127
10.0	Interrupts .....	129
11.0	I/O Ports .....	153
12.0	Timer0 Module .....	183
13.0	Timer1 Module .....	187
14.0	Timer2 Module .....	199
15.0	Timer3/5/7 Modules .....	201
16.0	Timer4/6/8/10/12 Modules .....	213
17.0	Real-Time Clock and Calendar (RTCC) .....	217
18.0	Capture/Compare/PWM (CCP) Modules .....	237
19.0	Enhanced Capture/Compare/PWM (ECCP) Module .....	251
20.0	Liquid Crystal Display (LCD) Driver Module .....	273
21.0	Master Synchronous Serial Port (MSSP) Module .....	303
22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) .....	349
23.0	12-Bit Analog-to-Digital Converter (A/D) Module .....	373
24.0	Comparator Module .....	389
25.0	Comparator Voltage Reference Module .....	397
26.0	High/Low-Voltage Detect (HLVD) .....	401
27.0	Charge Time Measurement Unit (CTMU) .....	407
28.0	Special Features of the CPU .....	425
29.0	Instruction Set Summary .....	451
30.0	Development Support .....	501
31.0	Electrical Characteristics .....	505
32.0	Packaging Information .....	545
	Appendix A: Revision History .....	553
	Appendix B: Migration From PIC18F85J90 and PIC18F87J90 to PIC18F87K90 .....	553
	Index .....	555
	The Microchip Web Site .....	567
	Customer Change Notification Service .....	567
	Customer Support .....	567
	Reader Response .....	568
	Product Identification System .....	569



# PIC18F87K90 FAMILY

---

NOTES:

# PIC18F87K90 FAMILY

## 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F65K90
- PIC18F66K90
- PIC18F67K90
- PIC18F85K90
- PIC18F86K90
- PIC18F87K90

This family combines the traditional advantages of all PIC18 microcontrollers – namely, high computational performance and a rich feature set – with a versatile on-chip LCD driver, while maintaining an extremely competitive price point. These features make the PIC18F87K90 family a logical choice for many high-performance applications where price is a primary consideration.

### 1.1 Core Features

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F87K90 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- **Alternate Run Modes:** By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- **nanoWatt XLP:** An extra low-power BOR, RTCC and low-power Watchdog Timer. Also, an ultra low-power regulator for Sleep mode is provided in regulator-enabled modes.

#### 1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F87K90 family offer different oscillator options, allowing users a range of choices in developing application hardware. These include:

- External Resistor/Capacitor (RC); RA6 available
- External Resistor/Capacitor with Clock Out (RCIO)
- Three External Clock modes:
  - External Clock (EC); RA6 available
  - External Clock with Clock Out (ECIO)
  - External Crystal (XT, HS, LP)
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes which allows clock speeds of up to 64 MHz. PLL can also be used with the internal oscillator.

- An internal oscillator block that provides a 16 MHz clock ( $\pm 2\%$  accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD)
  - Operates as HF-INTOSC or MF-INTOSC when block selected for 16 MHz or 500 kHz
  - Frees the two oscillator pins for use as additional general purpose I/O

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- **Fail-Safe Clock Monitor:** This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

#### 1.1.3 MEMORY OPTIONS

The PIC18F87K90 family provides ample room for application code, from 32 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last up to 10,000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 40 years.

The Flash program memory is readable and writable. During normal operation, the PIC18F87K90 family also provides plenty of room for dynamic application data with up to 3,828 bytes of data RAM.

#### 1.1.4 EXTENDED INSTRUCTION SET

The PIC18F87K90 family implements the optional extension to the PIC18 instruction set, adding 8 new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

#### 1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals (except the 32-Kbyte parts, which have two less CCPs and three less Timers), allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme, used throughout the entire family, also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

# PIC18F87K90 FAMILY

---

The PIC18F87K90 family is also largely pin-compatible with other PIC18 families, such as the PIC18F8720, PIC18F8722, PIC18F85J11, PIC18F8490, PIC18F85J90, PIC18F87J90 and PIC18F87J93 families of microcontrollers with LCD drivers. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set.

## 1.2 LCD Driver

The on-chip LCD driver includes many features that ease the integration of displays in low-power applications. These include an integrated internal resistor ladder, so bias voltages can be generated internally. This enables software-controlled contrast control and eliminates the need for external bias voltage resistors.

## 1.3 Other Special Features

- **Communications:** The PIC18F87K90 family incorporates a range of serial communication peripherals including two Enhanced USART, that support LIN/J2602, and two Master SSP modules capable of both SPI and I<sup>2</sup>C™ (Master and Slave) modes of operation.
- **CCP Modules:** PIC18F87K90 family devices incorporate up to seven or five Capture/Compare/PWM (CCP) modules. Up to six different time bases can be used to perform several different operations at once.
- **ECCP Modules:** The PIC18F87K90 family has three Enhanced CCP (ECCP) modules to maximize flexibility in control applications:
  - Up to eight different time bases for performing several different operations at once
  - Up to four PWM outputs for each module, for a total of 12 PWMs
  - Other beneficial features, such as polarity selection, programmable dead time, auto-shutdown and restart, and Half-Bridge and Full-Bridge Output modes
- **12-Bit A/D Converter:** The PIC18F87K90 family has differential ADC. It incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead.
- **Charge Time Measurement Unit (CTMU):** The CTMU is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation.

Together with other on-chip analog modules, the CTMU can precisely measure time, measure capacitance or relative changes in capacitance, or generate output pulses that are independent of the system clock.

- **LP Watchdog Timer (WDT):** This enhanced version incorporates a 22-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See [Section 31.0 “Electrical Characteristics”](#) for time-out periods.

- **Real-Time Clock and Calendar Module (RTCC):** The RTCC module is intended for applications requiring that accurate time be maintained for extended periods of time with minimum to no intervention from the CPU.

The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

## 1.4 Details on Individual Family Members

Devices in the PIC18F87K90 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in [Figure 1-1](#) and [Figure 1-2](#).

The devices are differentiated from each other in these ways:

- Flash Program Memory:
  - PIC18FX5K90 (PIC18F65K90 and PIC18F85K90) – 32 Kbytes
  - PIC18FX6K90 (PIC18F66K90 and PIC18F86K90) – 64 Kbytes
  - PIC18FX7K90 (PIC18F67K90 and PIC18F87K90) – 128 Kbytes
- Data RAM:
  - All devices except PIC18FX5K90 – 4 Kbytes
  - PIC18FX5K90 – 2 Kbytes
- I/O Ports:
  - PIC18F6XK90 (64-pin devices) – 7 bidirectional ports
  - PIC18F8XK90 (80-pin devices) – 9 bidirectional ports
- LCD Pixels:
  - PIC18F6XK90 – 132 pixels (33 SEGs x 4 COMs)
  - PIC18F8XK90 – 192 pixels (48 SEGs x 4 COMs)
- CCP Module:
  - All devices except PIC18FX5K90 have seven CCP modules, PIC18FX5K90 has only five CCP modules
- Timers:
  - All devices except 18FX5K90 have six 8-bit timers and five 16-bit timers, PIC18FX5K90 has only four 8-bit timers and four 16-bit timers.
- A/D Channels:
  - All PIC18F8XK90 devices have 24 A/D channels, all PIC18F6XK90 devices have 16 A/D channels

All other features for devices in this family are identical. These are summarized in [Table 1-1](#) and [Table 1-2](#).

The pinouts for all devices are listed in [Table 1-3](#) and [Table 1-4](#).

# PIC18F87K90 FAMILY

**TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XK90 (64-PIN DEVICES)**


Features	PIC18F65K90	PIC18F66K90	PIC18F67K90
Operating Frequency	DC – 64 MHz		
Program Memory (Bytes)	32K	64K	128K
Program Memory (Instructions)	16,384	32,768	65,536
Data Memory (Bytes)	2K	4K	4K
Interrupt Sources	42	48	
I/O Ports	Ports A, B, C, D, E, F, G		
LCD Driver (available pixels to drive)	132 (33 SEGs x 4 COMs)		
Timers	8	11	
Comparators	3		
CTMU	Yes		
RTCC	Yes		
Capture/Compare/PWM (CCP) Modules	5	7	7
Enhanced CCP (ECCP) Modules	3		
Serial Communications	Two MSSP and two Enhanced USART (EUSART)		
12-Bit Analog-to-Digital Module	16 Input Channels		
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)		
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled		
Packages	64-Pin QFN, 64-Pin TQFP		

**TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XK90 (80-PIN DEVICES)**

Features	PIC18F85K90	PIC18F86K90	PIC18F87K90
Operating Frequency	DC – 64 MHz		
Program Memory (Bytes)	32K	64K	128K
Program Memory (Instructions)	16,384	32,768	65,536
Data Memory (Bytes)	2K	4K	4K
Interrupt Sources	42	48	
I/O Ports	Ports A, B, C, D, E, F, G, H, J		
LCD Driver (available pixels to drive)	192 (48 SEGs x 4 COMs)		
Timers	8	11	
Comparators	3		
CTMU	Yes		
RTCC	Yes		
Capture/Compare/PWM (CCP) Modules	5	7	7
Enhanced CCP (ECCP) Modules	3		
Serial Communications	Two MSSP and two Enhanced USART (EUSART)		
12-Bit Analog-to-Digital Module	24 Input Channels		
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)		
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled		
Packages	80-Pin TQFP		


# PIC18F87K90 FAMILY

FIGURE 1-1: PIC18F6XK90 (64-PIN) BLOCK DIAGRAM



# PIC18F87K90 FAMILY

**FIGURE 1-2: PIC18F8XK90 (80-PIN) BLOCK DIAGRAM**



# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
MCLR/RG5 MCLR RG5	7	I I	ST ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device. General purpose, input only pin.
OSC1/CLKI/RA7 OSC1 CLKI  RA7	39	I I  I/O	CMOS CMOS  TTL	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.
OSC2/CLKO/RA6 OSC2  CLKO  RA6	40	O  O  I/O	—  —  TTL	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**Note 2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**Note 3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RA0/AN0/ULPWU RA0 AN0 ULPWU	24	I/O I I	TTL Analog Analog	PORTA is a bidirectional I/O port.  Digital I/O. Analog Input 0. Ultra Low-Power Wake-up (ULPW) input.
RA1/AN1/SEG18 RA1 AN1 SEG18	23	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	28	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.
RA5/AN4/SEG15/T1CKI/ T3G/HLVDIN RA5 AN4 SEG15 T1CKI T3G HLVDIN	27	I/O I O I I I	TTL Analog Analog ST ST Analog	Digital I/O. Analog Input 4. SEG15 output for LCD. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect (HLVD) input.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
I = Input      O = Output  
P = Power      OD = Open-Drain (no P diode to VDD)  
I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.



# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RB0/INT0/SEG30/FLTO	48			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0		I/O	TTL	Digital I/O.
INT0		I	ST	External Interrupt 0.
SEG30		O	Analog	SEG30 output for LCD.
FLTO		I	ST	Enhanced PWM Fault input for ECCP1/2/3.
RB1/INT1/SEG8	47			
RB1		I/O	TTL	Digital I/O.
INT1		I	ST	External Interrupt 1.
SEG8	O	Analog	SEG8 output for LCD.	
RB2/INT2/SEG9/CTED1	46			
RB2		I/O	TTL	Digital I/O.
INT2		I	ST	External Interrupt 2.
CTED1		I	ST	CTMU Edge 1 input.
SEG9	O	Analog	SEG9 output for LCD.	
RB3/INT3/SEG10/CTED2/ECCP2/P2A	45			
RB3		I/O	TTL	Digital I/O.
INT3		I	ST	External Interrupt 3.
SEG10		O	Analog	SEG10 output for LCD.
CTED2		I	ST	CTMU Edge 2 input.
ECCP2		I/O	ST	Capture 2 input/Compare 2 output/PWM2.
P2A	O	—	Enhanced PWM2 Output A.	
RB4/KBI0/SEG11	44			
RB4		I/O	TTL	Digital I/O.
KBI0		I	TTL	Interrupt-on-change pin.
SEG11	O	Analog	SEG11 output for LCD.	
RB5/KBI1/SEG29/T3CKI/T1G	43			
RB5		I/O	TTL	Digital I/O.
KBI1		I	TTL	Interrupt-on-change pin.
SEG29		O	Analog	SEG29 output for LCD.
T3CKI		I	ST	Timer3 clock input.
T1G	I	ST	Timer1 external clock gate input.	
RB6/KBI2/PGC	42			
RB6		I/O	TTL	Digital I/O.
KBI2		I	TTL	Interrupt-on-change pin.
PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD	37			
RB7		I/O	TTL	Digital I/O.
KBI3		I	TTL	Interrupt-on-change pin.
PGD	I/O	ST	In-Circuit Debugger and ICSP programming data pin.	

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RC0/SOSCO/SCLKI	30			PORTC is a bidirectional I/O port.
RC0		I/O	ST	Digital I/O.
SOSCO		O	—	SOSC oscillator output.
SCLKI		I	ST	Digital SOSC input.
RC1/SOSCI/ECCP2/P2A/SEG32	29			
RC1		I/O	ST	Digital I/O.
SOSCI		I	CMOS	SOSC oscillator input.
ECCP2 <sup>(1)</sup>		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.
P2A		O	—	Enhanced PWM2 Output A.
SEG32	O	Analog	SEG32 output for LCD.	
RC2/ECCP1/P1A/SEG13	33			
RC2		I/O	ST	Digital I/O.
ECCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.
P1A		O	—	Enhanced PWM1 Output A.
SEG13	O	Analog	SEG13 output for LCD.	
RC3/SCK1/SCL1/SEG17	34			
RC3		I/O	ST	Digital I/O.
SCK1		I/O	ST	Synchronous serial clock input/output for SPI mode.
SCL1		I/O	I <sup>2</sup> C	Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
SEG17	O	Analog	SEG17 output for LCD.	
RC4/SDI1/SDA1/SEG16	35			
RC4		I/O	ST	Digital I/O.
SDI1		I	ST	SPI data in.
SDA1		I/O	I <sup>2</sup> C	I <sup>2</sup> C data I/O.
SEG16	O	Analog	SEG16 output for LCD.	
RC5/SDO1/SEG12	36			
RC5		I/O	ST	Digital I/O.
SDO1		O	—	SPI data out.
SEG12	O	Analog	SEG12 output for LCD.	
RC6/TX1/CK1/SEG27	31			
RC6		I/O	ST	Digital I/O.
TX1		O	—	EUSART asynchronous transmit.
CK1		I/O	ST	EUSART synchronous clock (see related RX1/DT1).
SEG27	O	Analog	SEG27 output for LCD.	
RC7/RX1/DT1/SEG28	32			
RC7		I/O	ST	Digital I/O.
RX1		I	ST	EUSART asynchronous receive.
DT1		I/O	ST	EUSART synchronous data (see related TX1/CK1).
SEG28	O	Analog	SEG28 output for LCD.	

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RD0/SEG0/CTPLS	58	I/O	ST	PORTD is a bidirectional I/O port.  Digital I/O. SEG0 output for LCD. CTMU pulse generator output.
RD0		O	Analog	
SEG0		O	—	
CTPLS		O	—	
RD1/SEG1/T5CKI/T7G	55	I/O	ST	Digital I/O. SEG1 output for LCD. Timer5 clock input. Timer7 external clock gate input.
RD1		O	Analog	
SEG1		I	ST	
T5CKI		I	ST	
RD2/SEG2	54	I/O	ST	Digital I/O. SEG2 output for LCD.
RD2		O	Analog	
SEG2	O	Analog		
RD3/SEG3	53	I/O	ST	Digital I/O. SEG3 output for LCD.
RD3		O	Analog	
SEG3	O	Analog		
RD4/SEG4/SDO2	52	I/O	ST	Digital I/O. SEG4 output for LCD. SPI data out.
RD4		O	Analog	
SEG4		O	—	
SDO2	O	—		
RD5/SEG5/SDI2/SDA2	51	I/O	ST	Digital I/O. SEG5 output for LCD. SPI data in. I <sup>2</sup> C™ data I/O.
RD5		O	Analog	
SEG5		I	ST	
SDI2		I/O	I <sup>2</sup> C	
SDA2	I/O	I <sup>2</sup> C		
RD6/SEG6/SCK2/SCL2	50	I/O	ST	Digital I/O. SEG6 output for LCD. Synchronous serial clock. Synchronous serial clock for I <sup>2</sup> C mode.
RD6		O	Analog	
SEG6		I/O	ST	
SCK2		I/O	I <sup>2</sup> C	
SCL2	I/O	I <sup>2</sup> C		
RD7/SEG7/SS2	49	I/O	ST	Digital I/O. SEG7 output for LCD. SPI slave select input.
RD7		O	Analog	
SEG7		I	TTL	
SS2		I	TTL	

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
 ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
 I = Input      O = Output  
 P = Power      OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RE0/LCDBIAS1/P2D RE0 LCDBIAS1 P2D	2	I/O I O	ST Analog —	<p>PORTE is a bidirectional I/O port.</p> <p>Digital I/O. BIAS1 input for LCD. ECCP2 PWM Output D.</p>
RE1/LCDBIAS2/P2C RE1 LCDBIAS2 P2C	1	I/O I O	ST Analog —	<p>Digital I/O. BIAS2 input for LCD. ECCP2 PWM Output C.</p>
RE2/LCDBIAS3/P2B/ CCP10 RE2 LCDBIAS3 P2B CCP10 <sup>(3)</sup>	64	I/O I O I/O	ST Analog — S/T	<p>Digital I/O. BIAS3 input for LCD. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output.</p>
RE3/COM0/P3C/CCP9/ REFO RE3 COM0 P3C CCP9 <sup>(3)</sup> REFO	63	I/O O O I/O O	ST Analog — S/T —	<p>Digital I/O. COM0 output for LCD. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out.</p>
RE4/COM1/P3B/CCP8 RE4 COM1 P3B CCP8	62	I/O O O I/O	ST Analog — S/T	<p>Digital I/O. COM1 output for LCD. ECCP3 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output.</p>
RE5/COM2/P1C/CCP7 RE5 COM2 P1C CCP7	61	I/O O O I/O	ST Analog — S/T	<p>Digital I/O. COM2 output for LCD. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output.</p>
RE6/COM3/P1B/CCP6 RE6 COM3 P1B CCP6	60	I/O O O I/O	ST Analog — S/T	<p>Digital I/O. COM3 output for LCD. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output.</p>
RE7/ECCP2/SEG31/P2A RE7 ECCP2 <sup>(2)</sup> SEG31 P2A	59	I/O I/O O O	ST ST Analog —	<p>Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 Output for LCD. ECCP2 PWM Output A.</p>

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RF1/AN6/C2OUT/SEG19/ CTDIN	17			PORTF is a bidirectional I/O port.
RF1		I/O	ST	Digital I/O.
AN6		I	Analog	Analog Input 6.
C2OUT		O	—	Comparator 2 output.
SEG19		O	Analog	SEG19 output for LCD.
CTDIN		I	ST	CTMU pulse delay input.
RF2/AN7/C1OUT/SEG20	16			
RF2		I/O	ST	Digital I/O.
AN7		I	Analog	Analog Input 7.
C1OUT		O	—	Comparator 1 output.
SEG20		O	Analog	SEG20 output for LCD.
RF3/AN8/SEG21/C2INB/ CTMUI	15			
RF3		I/O	ST	Digital I/O.
AN8		I	Analog	Analog Input 8.
SEG21		O	Analog	SEG21 output for LCD.
C2INB		I	Analog	Comparator 2 Input B.
CTMUI		O	—	CTMU pulse generator charger for the C2INB comparator input.
RF4/AN9/SEG22/C2INA	14			
RF4		I/O	ST	Digital I/O.
AN9		I	Analog	Analog Input 9.
SEG22		O	Analog	SEG22 output for LCD
C2INA		I	Analog	Comparator 2 Input A.
RF5/AN10/CVREF/ SEG23/C1INB	13			
RF5		I/O	ST	Digital I/O.
AN10		I	Analog	Analog Input 10.
CVREF		O	Analog	Comparator reference voltage output.
SEG23		O	Analog	SEG23 output for LCD.
C1INB		I	Analog	Comparator 1 Input B.
RF6/AN11/SEG24/C1INA	12			
RF6		I/O	ST	Digital I/O.
AN11		I	Analog	Analog Input 11.
SEG24		O	Analog	SEG24 output for LCD
C1INA		I	Analog	Comparator 1 Input A.
RF7/AN5/SS1/SEG25	11			
RF7		I/O	ST	Digital I/O.
AN5		O	AnalogT	Analog Input 5.
SS1		I	TL	SP1 slave select input.
SEG25		O	Analog	SEG25 output for LCD.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**Note 2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**Note 3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RG0/ECCP3/P3A	3			PORTG is a bidirectional I/O port.
RG0		I/O	ST	Digital I/O.
ECCP3		I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.
P3A		O	—	ECCP3 PWM Output A.
RG1/TX2/CK2/AN19/ C3OUT	4			
RG1		I/O	ST	Digital I/O.
TX2		O	—	USART asynchronous transmit.
CK2		I/O	ST	USART synchronous clock (see related RX2/DT2).
AN19		I	Analog	Analog Input 19.
C3OUT	O	—	Comparator 3 output.	
RG2/RX2/DT2/AN18/ C3INA	5			
RG2		I/O	ST	Digital I/O.
RX2		I	ST	EUSART asynchronous receive.
DT2		I/O	ST	EUSART synchronous data (see related TX2/CK2).
AN18		I	Analog	Analog Input 18.
C3INA	I	Analog	Comparator 3 Input A.	
RG3/CCP4/AN17/P3D/ C3INB	6			
RG3		I/O	ST	Digital I/O.
CCP4		I/O	S/T	Capture 4 input/Compare 4 output/PWM4 output.
AN17		I	Analog	Analog Input 18.
P3D		O	—	ECCP3 PWM Output D.
C3INB	I	Analog	Comparator 3 Input B.	
RG4/SEG26/RTCC/ T7CKI/T5G/CCP5/AN16/ P1D/C3INC	8			
RG4		I/O	ST	Digital I/O.
SEG26		O	Analog	SEG26 output for LCD.
RTCC		O	—	RTCC output
T7CKI <sup>(3)</sup>		I	ST	Timer7 clock input.
T5G		I	ST	Timer5 external clock gate input.
CCP5		I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.
AN16		I	Analog	Analog Input 16.
P1D		O	—	ECCP1 PWM Output D.
C3INC	I	Analog	Comparator 3 Input C.	
RG5	7			See the $\overline{\text{MCLR}}$ /RG5 pin.

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
I = Input      O = Output  
P = Power      OD = Open-Drain (no P diode to VDD)  
I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
VSS	9, 25, 41, 56	P	—	Ground reference for logic and I/O pins.
VDD	26, 38, 57	P	—	Positive supply for logic and I/O pins.
AVSS	20	P	—	Ground reference for analog modules.
AVDD	19	P	—	Positive supply for analog modules.
ENVREG	18	I	ST	Enable for on-chip voltage regulator.
VDDCORE/VCAP VDDCORE VCAP	10	P	—	Core logic power or external filter capacitor connection.
				External filter capacitor connection (regulator enabled/disabled).

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

**TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	TQFP			
MCLR/RG5 RG5	9	I I	ST ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device. General purpose, input only pin.
OSC1/CLKI/RA7 OSC1 CLKI RA7	49	I I I/O	CMOS CMOS TTL	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.
OSC2/CLKO/RA6 OSC2 CLKO RA6	50	O O I/O	— — TTL	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.  
**4:** The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.

# PIC18F87K90 FAMILY

**TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	TQFP			
RA0/AN0/ULPWU RA0 AN0 ULPWU	30	I/O I I	TTL Analog Analog	PORTA is a bidirectional I/O port.  Digital I/O. Analog Input 0. Ultra low-power wake-up input.
RA1/AN1/SEG18 RA1 AN1 SEG18	29	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.
RA2/AN2/VREF- RA2 AN2 VREF-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	34	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.
RA5/AN4/SEG15/T1CKI/ T3G/HLVDIN RA5 AN4 SEG15 T1CKI T3G HLVDIN	33	I/O I O I I I	TTL Analog Analog ST ST Analog	Digital I/O. Analog Input 4. SEG15 output for LCD. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect (HLVD) input.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
 CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.  
**4:** The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.





# PIC18F87K90 FAMILY

**TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	TQFP			
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

**Legend:** TTL = TTL compatible input      CMOS = CMOS compatible input or output  
 ST = Schmitt Trigger input with CMOS levels      Analog = Analog input  
 I = Input      O = Output  
 P = Power      OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus

- Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.  
**4:** The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.