imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





PIC18(L)F24/25K42

28-Pin, Low-Power, High-Performance Microcontrollers with XLP Technology

Description

The PIC18(L)F24/25K42 microcontroller family is available in 28-pin devices. This family features a 12-bit ADC with Computation (ADC²) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and threshold comparison, Temperature Sensor, Vectored Interrupt Controller with fixed latency for handling interrupts, System Bus Arbiter, Direct Memory Access capabilities, UART with support for Asynchronous, DMX, DALI and LIN transmissions, SPI, I²C, memory features like Memory Access Partition (MAP) to support customers in data protection and bootloader applications, and Device Information Area (DIA) which stores factory calibration values to help improve temperature sensor accuracy.

Core Features

- C Compiler Optimized RISC Architecture
- · Operating Speed:
 - Up to 64 MHz clock input
 - 62.5 ns minimum instruction cycle
- Two Direct Memory Access (DMA) Controllers
 - Data transfers to SFR/GPR spaces from either Program Flash Memory, Data EEPROM or SFR/GPR spaces
 - User-programmable source and destination sizes
 - Hardware and software-triggered data transfers
- System Bus Arbiter with User-Configurable Priorities for Scanner and DMA1/DMA2 with respect to the main line and interrupt execution
- Vectored Interrupt Capability
 - Selectable high/low priority
 - Fixed interrupt latency
 - Programmable vector table base address
- Device Information Area (DIA) stores:
 - Temp sensor factory-calibrated data
 - Fixed Voltage Reference calibration data
- Device ID
- 31-Level Deep Hardware Stack
- · Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRT)
- Brown-Out Reset (BOR)
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT)
 - Variable prescaler selection
 - Variable window size selection
 - Configurable in hardware or software

Memory

- · Up to 128 KB Flash Program Memory
- Up to 8 KB Data SRAM Memory
- Up to 1 KB Data EEPROM
- Memory Access Partition (MAP)
 - Configurable boot and app region sizes with individual write-protections
- Programmable Code Protection
 - Configurable Boot and App region sizes
- Device Information Area (DIA) stores:
 - Temp Sensor factory-calibrated data
 - Fixed Voltage Reference
 - Device ID

Operating Characteristics

- · Operating Voltage Range:
 - 1.8V to 3.6V (PIC18LF2X/4X/5XK42)
 - 2.3V to 5.5V (PIC18F2X/4X/5XK42)
- Temperature Range:
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 125°C

Power-Saving Functionality

- DOZE mode: Ability to run CPU core slower than the system clock
- IDLE mode: Ability to halt CPU core while internal peripherals continue operating
- · SLEEP mode: Lowest power consumption
- Peripheral Module Disable (PMD):
 - Ability to disable hardware module to minimize power consumption of unused peripherals

eXtreme Low-Power (XLP) Features

- Sleep mode: 60 nA @ 1.8V, typical
- Watchdog Timer: 720 nA @ 1.8V, typical
- Secondary Oscillator: 580 nA @ 32 kHz
- Operating Current:
 - 4 uA @ 32 kHz, 1.8V, typical
 - 45 uA/MHz @ 1.8V, typical

Digital Peripherals

- Three 8-Bit Timers (TMR2/4/6) with Hardware Limit Timer (HLT)
- Four 16-Bit Timers (TMR0/1/3/5)
- Four Configurable Logic Cell (CLC):
- Integrated combinational and sequential logic
- Three Complementary Waveform Generators (CWGs):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
- Programmable dead band
- Fault-shutdown input
- Four Capture/Compare/PWM (CCP) modules
- Four 10-bit Pulse Width Modulators (PWMs)
- Numerically Controlled Oscillator (NCO):
- Generates true linear frequency control and increased frequency resolution
- Input Clock: 0 Hz < fNCO < 32 MHz
- Resolution: fNCO/220
- DSM: Data Signal Modulator
 - Multiplex two carrier clocks, with glitch prevention feature
 - Multiple sources for each carrier
- Programmable CRC with Memory Scan:
 - Reliable data/program memory monitoring for fail-safe operation (e.g., Class B)
 - Calculate CRC over any portion of program memory
- Two UART Modules:
 - Modules are Asynchronous, RS-232, RS-485 compatibility.
 - One of the UART modules supports LIN Master and Slave, DMX mode, DALI Gear and Device protocols
 - Automatic and user-timed BREAK period generation
 - DMA Compatible
 - Automatic checksums
 - Programmable 1, 1.5, and 2 stop bits
 - Wake-up on BREAK reception
 - Automatic and user-timed BREAK period generation

- One SPI module:
 - Configurable length bytes
 - Arbitrary length data packets
 - Receive-without-transmit option
 - Transmit-without-receive option
 - Transfer byte counter
 - Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities
- Two I²C modules, SMBus, PMBus™ compatible:
 - Dedicated Address, Transmit and Receive buffers
 - Bus Collision Detection with arbitration
 - Bus time-out detection and handling
 - Multi-Master mode
 - Separate Transmit and Receive Buffers with 2-byte FIFO and DMA capabilities
 - I²C, SMBus, 2.0 and SMBus 3.0, and 1.8V input level selections
- Device I/O Port Features:
 - 25 I/O pins (PIC18(L)F24/25/26/27K42)
 - 36 I/O pins (PIC18(L)F45/46/47K42)
 - 44 I/O pins (PIC18(L)F55/56/57K42)
 - One input only pin
 - Individually programmable I/O direction, open-drain, slew rate, weak pull-up control
 - High-current source/sink for direct LED drive
 - Interrupt-on-change
 - Three External Interrupt Pins
- Peripheral Pin Select (PPS):
- Enables pin mapping of digital I/O
- Hardware Limit Timer (HLT):
 - Hardware monitoring and Fault detection
- Signal Measurement Timer (SMT):
 - 24-bit timer/counter with prescaler

Analog Peripherals

- Analog-to-Digital Converter with Computation (ADC2):
 - 12-bit with up to 35 external channels
 - Automated post-processing
 - Automates math functions on input signals: averaging, filter calculations, oversampling and threshold comparison
 - Operates in Sleep
 - Integrated charge pump for low-voltage operation
- Hardware Capacitive Voltage Divider (CVD):
 - Automates touch sampling and reduces software size and CPU usage when touch or proximity sensing is required
 - Adjustable sample and hold capacitor array
 - Two guard ring output drives
- Temperature Sensor
 - Internal connection to ADC
 - Can be calibrated for improved accuracy
- Two Comparator:
 - Low-Power/High-Speed mode
 - Fixed voltage reference at noninverting input(s)
- Comparator outputs externally accessible
- 5-bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive Reference Selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- Voltage Reference
 - Fixed voltage reference with 1.024V, 2.048V and 4.096V output levels

Flexible Oscillator Structure

- High-Precision Internal Oscillator
 - Selectable frequency range up to 64 MHz
 ±1% at calibration (nominal)
- Low-Power Internal 32 kHz Oscillator (LFIN-TOSC)
- External 32 kHz Crystal Oscillator (SOCS)
- External Oscillator Block with:
 - x4 PLL with external sources
 - Three crystal/resonator modes up to 20 MHz
 - Three external clock modes up to 20 MHz
- Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripherals clock stops
- Oscillator Start-up Timer (OST)
 - Ensures stability of crystal oscillator sources

PIC18(L)F24/25K42

Debug ⁽¹⁾

Т Т

Т Т

L L

Υ L

Υ

Device	Data Sheet Index	Program Flash Memory (KB)	Data EEPROM (B)	Data SRAM (bytes)	l/OPins	12-bit ADC ² (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) /16-bit Timer	Window Watchdog Timer (WWDT)	Signal Measurement Timer (SMT)	CCP/10-bit PWM	CWG	NCO	CLC	Zero-Cross Detect	Direct Memory Access (DMA) (ch)	Memory Access Partition	Vectored Interrupts	UART	I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable	
PIC18(L)F24K42	Α	16	256	1024	25	24	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F25K42	А	32	256	2048	25	24	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Y	Y	2	2/1	Y	Υ	
PIC18(L)F26K42	В	64	1024	4096	25	24	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Υ	2	2/1	Υ	Υ	
PIC18(L)F27K42	С	128	1024	8192	25	24	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F45K42	В	32	256	2048	36	35	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F46K42	В	64	1024	4096	36	35	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F47K42	С	128	1024	8192	36	35	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F55K42	В	32	1024	2048	44	43	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	
PIC18(L)F56K42	В	64	1024	4096	44	43	1	2	3	Y	Y	4/4	3	1	4	Υ	2	Υ	Y	2	2/1	Y	Υ	

Υ

4/4

3

1

2

4 Υ Υ

Y

2

2/1

PIC18(L)F2X/4X/5XK42 FAMILY TYPES

С **Note 1:** I – Debugging integrated on chip.

128

1024

For other small form-factor package availability and marking information, visit Note: http://www.microchip.com/packaging or contact your local sales office.

8192

44

43

2

1

3

Υ


DS40001869B-page 4

Ρ

P P P P P

PIC18(L)F57K42

Pin Diagrams



Pin Allocation Tables

TABLE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F2XK42)

I/O 28.Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero Cross Detect	μc	B	UART	DSM	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RA0 2	27	ANA0	_	—	C1IN0- C2IN0-	_	-	-	—	—	—	-	-	CLCIN0 ⁽¹⁾	-	-	IOCA0	-
RA1 3	28	ANA1	_	—	C1IN1- C2IN1-	_	—	_	—	—	_	—	—	CLCIN1 ⁽¹⁾	—	-	IOCA1	—
RA2 4	1	ANA2	VREF-	DAC1OUT1	C1IN0+ C2IN0+	_	—	—	-	—	—	—	—	—	-	-	IOCA2	-
RA3 5	2	ANA3	VREF+	_	C1IN1+	_	_	_	_	MDCARL ⁽¹⁾	_	_	_	_	_	_	IOCA3	_
RA4 6	3	ANA4	_	_	_	_	_	_	_	MDCARH ⁽¹⁾	T0CKI ⁽¹⁾	_	_	_	_	_	IOCA4	_
RA5 7	4	ANA5	_	_	_	_	_	SS1 ⁽¹⁾	_	MDSRC ⁽¹⁾	_	_	_	_	_	_	IOCA5	_
RA6 10	7	ANA6	—	—	—	_	—	—	_	—	_	—	—	—	—	_	IOCA6	OSC2 CLKOUT
RA7 9	6	ANA7	-	—	—	-	-	-	-	—	—	—	—	_	-	-	IOCA7	OSC1 CLKIN
RB0 21	18	ANB0	-	—	C2IN1+	ZCD	-	-	-	-	—	CCP4 ⁽¹⁾	CWG1IN ⁽¹⁾	—	-	-	INT0 ⁽¹⁾ IOCB0	-
RB1 22	19	ANB1	_	_	C1IN3- C2IN3-	Ι	SCL2 ^(3,4)	_	—	-	_	—	CWG2IN ⁽¹⁾	_	—		INT1 ⁽¹⁾ IOCB1	-
RB2 23	20	ANB2	-	—	-	-	SDA2 ^(3,4)	-	-	-	—	—	CWG3IN ⁽¹⁾	—	-	-	INT2 ⁽¹⁾ IOCB2	-
RB3 24	21	ANB3	_	-	C1IN2- C2IN2-	—	—	_	—	—	_	_	_	—	—	-	IOCB3	—
RB4 25	22	ANB4 ADCACT ⁽¹⁾	_	—	—	—	—	—	—	—	T5G ⁽¹⁾	—	_	—	—	-	IOCB4	-
RB5 26	23	ANB5	_	—	—	_	_	_	DCD2 ⁽¹⁾	_	T1G ⁽¹⁾	CCP3 ⁽¹⁾	—	_	—	_	IOCB5	_
RB6 27	24	ANB6	_	—	—	—	—	_	CTS2 ⁽¹⁾	—	_	—	—	CLCIN2 ⁽¹⁾	—	_	IOCB6	ICSPCLK
RB7 28	25	ANB7	_	DAC1OUT2			_	_	RX2 ⁽¹⁾	_	T6IN(1)	_	_	CLCIN3 ⁽¹⁾	_	_	IOCB7	ICSPDAT

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All output signals shown in this row are PPS remappable.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C and SMB[™] 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Q	28-Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero Cross Detect	I ² C	SPI	UART	DSM	Timers/SMT	CCP and PWM	CWG	OLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RC0	11	8	ANC0	_	-	—	—	_	_	_	_	T1CKI ⁽¹⁾ T3CKI ⁽¹⁾ T3G ⁽¹⁾ SMTWIN1 ⁽¹⁾	—	_	_	_	-	IOCC0	SOSCO
RC1	12	9	ANC1	_	—	—	—	—	_	—	—	SMTSIG1 ⁽¹⁾	CCP2 ⁽¹⁾	—	—	—	—	IOCC1	SOSCI
RC2	13	10	ANC2	—	—	-	—	_	_	_	_	T5CKI ⁽¹⁾	CCP1 ⁽¹⁾	—	_	—	—	IOCC2	—
RC3	14	11	ANC3	_	-	—	_	SCL1 ^(3,4)	SCK1 ⁽¹⁾	_	_	T2IN ⁽¹⁾	—	_	_	_	-	IOCC3	-
RC4	15	12	ANC4	—	—	—	—	SDA1 ^(3,4)	SDI1 ⁽¹⁾	—	_	—	_	—	—	—	—	IOCC4	—
RC5	16	13	ANC5	_	—	—	_	_	_	DCD1 ⁽¹⁾	_	T4IN ⁽¹⁾	_	_	_	—	—	IOCC5	—
RC6	17	14	ANC6	_	—	—	—	_	_	CTS1 ⁽¹⁾	-	_	_	—	—	—	—	IOCC6	—
RC7	18	15	ANC7	_	_	_	_	_	_	RX1 ⁽¹⁾	_	—	_	_	_	_	_	IOCC7	_
RE3	1	26	-	_	-	—	—	—	—	—	—	—	—	—	—	—	-	IOCE3	MCLR VPP
Vdd	20	17	—	_	—	—	_	_	_	_	_	_	_	_	_	—	—	_	—
Vss	8, 19	5, 16	—	-	—	—	_	—	—	—	—	—	—	—	—	—	—	_	—
OUT ⁽²⁾	_		ADGRDA ADGRDB	_	_	C1OUT C2OUT		SDA1 SCL1 SDA2 SCL2	SS1 SCK1 SDO1	DTR1 RTS1 TX1 DTR2 RTS2 TX2	DSM	TMR0	CCP1 CCP2 CCP3 CCP4 PWM5OUT PWM6OUT PWM7OUT PWM8OUT	CWG1A CWG1B CWG1C CWG1D CWG2A CWG2A CWG2C CWG2D CWG3A CWG3B CWG3C CWG3D	CLC10UT CLC20UT CLC30UT CLC40UT	NCO	CLKR	-	_

2: All output signals shown in this row are PPS remappable.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C and SMB[™] 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Table of Contents

2.0 Guidelines for Getting Started with PIC18(L)F24/25K42 Microcontrollers. 14 3.0 PIC18 CPU 17 4.0 Memory Organization 24 5.0 Device Configuration 70 6.0 Device Information Area 83 7.0 Device Configuration Information 86 8.0 Resets 86 9.0 Oscillator Module (with Fail-Safe Clock Monitor) 97 10.0 Reference Clock Output Module 176 11.0 Interrupt Controller 172 12.0 Power-Saving Operation Modes 172 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 S&B Hardware Multiplier 191 15.0 Novioitalie Memory (NVM) Control 193 15.0 Ocyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA) 223 18.0 Ov Ports 288 21.0 Peripheral Pin Select (PPS) Module 280 22.0 Timert Module Disable (PMD) 222 23.0 Timert Module 301 23.0 Timert Module 302 23.0 Timert Module 302 23.0 Timert Module 302 23.0 Timert Module 302 23.0 Tim	1.0 Device Overview	
3.0 PIC18 CPU 17 4.0 Memory Organization. 24 5.0 Device Configuration Area 83 7.0 Device Configuration Information. 85 6.0 Device Information Area 83 9.0 Oscillator Module (with Fail-Safe Clock Monitor). 97 10.0 Reference Clock Output Module 16 11.0 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x6 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 183 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA). 222 21.0 Peripheral Pin Select (PPS) Module 288 22.0 Timer1/3/5 Module with Gate Control 301 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 324 25.0 Capture/Compare/PINM Module 324 26.0 Configuration Clock (CRC) Module with Gate Control 307 27.1 Timer0 Module with Gate Control 307 24.0 Timer1/3/5 Module with Gate Control 307 27.0 Signal Measurement Timer (SMT) 364		
5 0 Device Configuration Information 70 6.0 Device Information Area 83 7 0 Device Configuration Information 85 8.0 Resets 86 9.0 Scillator Module (with Fail-Safe Clock Monitor) 97 10.0 Reference Clock Output Module 116 110 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 188 14.0 Bx8 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA). 226 18.0 I/O Ports 286 21.0 Peripheral Pin Select (PPS) Module 286 21.0 Peripheral Pin Select (PPS) Module 301 22.0 Timeri /J35 Module with Gate Control 307 23.0 Capture/Compare/PINM Module 324 23.0 Capture/Compare/PINM Module 344 24.0 Timeri /J35 Module with Gate Control 307 24.0 Timeri /J35 Module with Gate Control 307 24.0 Timeri /J35 Module with Gate Control 302		
6 0 Device Information Area 83 7.0 Device Configuration Information 85 80 Resets 86 9.0 Oscillator Module (with Fail-Safe Clock Monitor) 97 10.0 Reference Clock Output Module 116 11.0 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x8 Hardware Multiplier 191 15.0 Norvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA) 222 18.0 I/O Ports 288 21.0 Peripheral Pin Select (PPS) Module 288 21.0 Peripheral Module Disable (PMD) 292 22.0 Timerof Module 301 23.0 Timert/3/5 Module with Gate Control 307 24.0 Timer1/3/5 Module Module 324 25.0 Capture/Compare/PWM Module 324 26.0 Capture/Compare/PWM Module 364 20.0 Dimeritary Maveform Generator (CWG) Module 408 20.0 Configuration (DCO) Module 404 20.0 Configuration (DCO) Module 466 31.0 Tumer/3/5 Modula	4.0 Memory Organization	
7 0 Device Configuration Information 85 8.0 Resets 86 9.0 Oscillator Module (with Fail-Safe Clock Monitor) 97 10.0 Reference Clock Output Module 116 110 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 Sx6 Hardware Multiplier 191 15.0 Norvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA) 223 18.0 I/O Ports 263 19.0 Peripheral Pin Select (PPS) Module 260 20.1 Interrupt-on-Change 268 21.0 Peripheral Module Disable (PMD) 222 23.0 Timeri T/3 Module with Gate Control 307 24.0 Timer/24/6 Module 322 25.0 Capture/Compare/PWM Module 322 26.0 Capture/Compare/PWM Module 324 28.0 Complementary Waveform Generator (CWG) Module 436 29.0 Configurable Logic Cell (CLC) 436 30.0 Inversited Asynchronous Receiver Transmitter (UART) With Protocol Support 477 30.0 Diversited Asynchronous Receiver Transmitter	5.0 Device Configuration	
7 0 Device Configuration Information 85 8.0 Resets 86 9.0 Oscillator Module (with Fail-Safe Clock Monitor) 97 10.0 Reference Clock Output Module 116 110 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 Sx6 Hardware Multiplier 191 15.0 Norvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA) 223 18.0 I/O Ports 263 19.0 Peripheral Pin Select (PPS) Module 260 20.1 Interrupt-on-Change 268 21.0 Peripheral Module Disable (PMD) 222 23.0 Timeri T/3 Module with Gate Control 307 24.0 Timer/24/6 Module 322 25.0 Capture/Compare/PWM Module 322 26.0 Capture/Compare/PWM Module 324 28.0 Complementary Waveform Generator (CWG) Module 436 29.0 Configurable Logic Cell (CLC) 436 30.0 Inversited Asynchronous Receiver Transmitter (UART) With Protocol Support 477 30.0 Diversited Asynchronous Receiver Transmitter	6.0 Device Information Area	
8.0 Resets	7.0 Device Configuration Information	
10.0 Reference Clock Output Module. 116 11.0 Interrupt Controller. 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x8 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundary Check (CRC) Module with Memory Scanner 217 17.7 D Direct Memory Access (DMA). 232 18.0 /0 Ports 263 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 288 21.0 Feripheral Module Disable (PMD) 292 22.0 Timer OModule 301 23.0 Timer1/3/5 Module with Gate Control 307 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 324 28.0 Complementary Waveform Generator (CWG) Module 434 29.0 Configurable Logic Cell (CLC) 364 20.0 Numerically Controled Oscillator (NCO) Module 436 29.0 Configurable Logic Cell (CLC) 364 20.0 Linewrally Controled Oscillator (NCO) Module 466 20.0 Loningurable Logic Cell (CLC) 364		
10.0 Reference Clock Output Module. 116 11.0 Interrupt Controller. 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x8 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundary Check (CRC) Module with Memory Scanner 217 17.7 D Direct Memory Access (DMA). 232 18.0 /0 Ports 263 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 288 21.0 Feripheral Module Disable (PMD) 292 22.0 Timer OModule 301 23.0 Timer1/3/5 Module with Gate Control 307 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 324 28.0 Complementary Waveform Generator (CWG) Module 434 29.0 Configurable Logic Cell (CLC) 364 20.0 Numerically Controled Oscillator (NCO) Module 436 29.0 Configurable Logic Cell (CLC) 364 20.0 Linewrally Controled Oscillator (NCO) Module 466 20.0 Loningurable Logic Cell (CLC) 364	9.0 Oscillator Module (with Fail-Safe Clock Monitor)	
110 Interrupt Controller 120 12.0 Power-Saving Operation Modes 175 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 & Skä Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.7 D Direct Memory Access (DMA) 232 18.0 I/O Ports 283 20.0 Interrupt-on-Change 286 21.0 Peripheral Pin Select (PPS) Module 280 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 322 26.0 Cupise-Width Modulation (PWM) 357 27.0 Signal Measurement Timer (SMT) 364 28.0 Complementary Waveform Generator (CWG) Module 436 20.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 473 30.0 Numerically Controlled Oscillator (NCO) Module 466 30.0 Numericall Interface (SPI) Module 544 30.0 Timeripheral Interface (SPI) Module 546 30.0 Tomepariture Indicac		
 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x8 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 17.0 Direct Memory Access (DMA) 232 18.0 I/O Ports 283 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change 282 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 301 Timer1/35 Module with Gate Control 302 31.0 Timer1/35 Module with Gate Control 307 24.0 Timer2/4/6 Module 31.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 324 26.0 Capture/Compare/PWM Module 344 28.0 Complementary Waveform Generator (CWG) Module 29.0 Configurable Logic Cell (CLC) 346 32.0 Data Signal Measurement Timer (SMT) 346 33.0 Numerically Controlled Oscillator (NCO) Module 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 347 35.0 I²C Module 36.1 ²C Module 37.1 Camperature Indicator Module 33.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 37.1 ²C Module 38.0 Analog-to-Digital Converter With Computation (ADC2) Module 39.0 Fixed Voltage Reference (FVR) 30.0 Fixed Voltage Detect (HLVD) 655 42.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 47.1 40.0 Comparator Module 446 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 47.2 40.0 Comparator Module 446 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 Incircuis Serial Programming (ICSPTM) 466<		
 13.0 Windowed Watchdog Timer (WWDT) 182 14.0 8x8 Hardware Multiplier 191 15.0 Nonvolatile Memory (NVM) Control 193 16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 17.0 Direct Memory Access (DMA) 232 18.0 I/O Ports 283 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change 282 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 301 Timer1/35 Module with Gate Control 302 31.0 Timer1/35 Module with Gate Control 307 24.0 Timer2/4/6 Module 31.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 324 26.0 Capture/Compare/PWM Module 344 28.0 Complementary Waveform Generator (CWG) Module 29.0 Configurable Logic Cell (CLC) 346 32.0 Data Signal Measurement Timer (SMT) 346 33.0 Numerically Controlled Oscillator (NCO) Module 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 347 35.0 I²C Module 36.1 ²C Module 37.1 Camperature Indicator Module 33.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 37.1 ²C Module 38.0 Analog-to-Digital Converter With Computation (ADC2) Module 39.0 Fixed Voltage Reference (FVR) 30.0 Fixed Voltage Detect (HLVD) 655 42.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 47.1 40.0 Comparator Module 446 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 Inviersal Asynchronous Receiver Transmitter (UART) With Protocol Support 47.2 40.0 Comparator Module 446 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 Incircuis Serial Programming (ICSPTM) 466<	12.0 Power-Saving Operation Modes	175
14.0 8x8 Hardware Multiplier19115.0 Nonvolatile Memory (NVM) Control19316.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner21717.0 Direct Memory Access (DMA)23218.0 /VO Ports26319.0 Peripheral Pin Select (PPS) Module26020.0 Interrupt-on-Change28621.0 Peripheral Module Disable (PMD)29222.0 Timer 0 Module30123.0 Timer1/3/5 Module with Gate Control30123.0 Timer1/3/5 Module with Gate Control30724.0 Timer2/4/6 Module34425.0 Capture/Compare/PVM Module34428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (LCL)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Jaccer Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46132.0 Data Signal Modulator (DSM) Module46132.0 Universial Asynchronous Receiver transmitter (UART) With Protocol Support47734.0 Serial Peripheral Interface (SPI) Module54445.0 Fixed Voltage Detect (HLVD)66547.0 Temperature Indicator Module64240.0 Comparator Module64441.0 High/Low-Voltage Detect (HLVD)66542.0 Lon-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary71946.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables767		
16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA). 232 18.0 I/O Ports 233 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 280 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 23.0 Timer1/3/5 Module with Gate Control 301 23.0 Timer1/3/5 Module with Gate Control 302 25.0 Capture/Compare/PWM Module 322 25.0 Capture/Compare/PWM Module 322 27.0 Signal Measurement Timer (SMT) 364 28.0 Configurable Logic Cell (CLC) 364 29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Diversal Asynchronous Receiver Transmiter (UART) With Protocol Support 477 33.0 Universal Asynchronous Receiver Transmiter (UART) With Protocol Support 471 34.0 Serial Peripheral Interface (SPI) Module 546 35.0 Fixed Voltage Reference (FVR). 599 37.0 Temperature Indicator Module 646 38.0 Fixed Voltage Reference (FVR). 599 <td></td> <td></td>		
16.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner 217 17.0 Direct Memory Access (DMA). 232 18.0 I/O Ports 233 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 280 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 23.0 Timer1/3/5 Module with Gate Control 301 23.0 Timer1/3/5 Module with Gate Control 302 25.0 Capture/Compare/PWM Module 322 25.0 Capture/Compare/PWM Module 322 27.0 Signal Measurement Timer (SMT) 364 28.0 Configurable Logic Cell (CLC) 364 29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Diversal Asynchronous Receiver Transmiter (UART) With Protocol Support 477 33.0 Universal Asynchronous Receiver Transmiter (UART) With Protocol Support 471 34.0 Serial Peripheral Interface (SPI) Module 546 35.0 Fixed Voltage Reference (FVR). 599 37.0 Temperature Indicator Module 646 38.0 Fixed Voltage Reference (FVR). 599 <td>15.0 Nonvolatile Memory (NVM) Control</td> <td></td>	15.0 Nonvolatile Memory (NVM) Control	
17.0 Direct Memory Access (DMA). 232 18.0 I/O Ports 263 19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 288 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer Module 301 23.0 Timer1/3/5 Module with Gate Control 301 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer0 Module 322 25.0 Capture/Compare/PWM Module 344 26.0 Pulse-Width Modulation (PVMM) 337 7.0 Signal Measurement Timer (SMT) 364 28.0 Comfigurable Logic Cell (CLC) 436 29.0 Configurable Logic Cell (CLC) 436 20.0 Londigurable Logic Cell (CLC) 436 31.0 Zero-Cross Detection (ZCD) Module 461 31.0 Zero-Cross Detection (ZCD) Module 461 31.0 Zero-Cross Detection (ZCD) Module 546 32.0 Data Signal Modulator (DNM) Module 546 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 547 34.0 Comparator Module 646 35.0 Analog-to-Digital Converter with Computation (ADC2) Module 646 35.0 Analog-to-Digital Converter with Computation		
19.0 Peripheral Pin Select (PPS) Module 280 20.0 Interrupt-on-Change. 288 21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer0 Value 322 25.0 Capture/Compare/PWM Module 322 25.0 Capture/Compare/PWM Module 344 6.0 Pulse-Width Modulation (PWM) 357 27.0 Signal Measurement Timer (SMT) 364 8.0 Complementary Waveform Generator (CWG) Module 408 29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 32.0 Data Signal Modulator (DSM) Module 466 32.0 Data Signal Modulator (DSM) Module 466 32.0 Data Signal Modulator (DSM) Module 466 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 546 35.0 I ² C Module 546 36.0 I ² C Module 646 37.0 Temperature Indicator Module 640 39.0 5-Bit Digital-to-Analog Converter with Computation (ADC2) Module 642 30.0 Conspara		
20.0 Interrupt-on-Change.28821.0 Peripheral Module Disable (PMD)29222.0 Timer0 Module30132.0 Timer1/3/5 Module with Gate Control30734.0 Timer2/4/6 Module32225.0 Capture/Compare/PWM Module32227.0 Signal Measurement Timer (SMT)35727.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47734.0 Serial Peripheral Interface (SPI) Module51435.0 Fixed Voltage Reference (FVR)5997.1 Cimpartarture Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5- Bit Digital-to-Analog Converter (DAC) Module64241.0 High/Low-Voltage Detect (HLVD)66343.0 Instruction Set Summary66343.0 Instruction Set Summary66343.0 Bereater Summary66343.0 Development Support73446.0 Electrical Specifications73473.0 Cand AC Characteristics Graphs and Tables76774.0 Decendary768 <td< td=""><td>18.0 I/O Ports</td><td></td></td<>	18.0 I/O Ports	
20.0 Interrupt-on-Change.28821.0 Peripheral Module Disable (PMD)29222.0 Timer0 Module30132.0 Timer1/3/5 Module with Gate Control30734.0 Timer2/4/6 Module32225.0 Capture/Compare/PWM Module32227.0 Signal Measurement Timer (SMT)35727.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47734.0 Serial Peripheral Interface (SPI) Module51435.0 Fixed Voltage Reference (FVR)5997.1 Cimpartarture Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5- Bit Digital-to-Analog Converter (DAC) Module64241.0 High/Low-Voltage Detect (HLVD)66343.0 Instruction Set Summary66343.0 Instruction Set Summary66343.0 Bereater Summary66343.0 Development Support73446.0 Electrical Specifications73473.0 Cand AC Characteristics Graphs and Tables76774.0 Decendary768 <td< td=""><td>19.0 Peripheral Pin Select (PPS) Module</td><td></td></td<>	19.0 Peripheral Pin Select (PPS) Module	
21.0 Peripheral Module Disable (PMD) 292 22.0 Timer0 Module 301 23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 324 26.0 Pulse-Width Modulation (PWM) 357 27.0 Signal Measurement Timer (SMT) 364 28.0 Complementary Waveform Generator (CWG) Module 408 29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 466 32.0 Data Signal Modulator (DSM) Module 466 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 546 36.0 Fixed Voltage Reference (FVR) 559 7.0 Temperature Indicator Module 601 38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 38.0 Analog-to-Digital Converter (DAC) Module 642 40.0 Comparator Module 642 41.0 Hight/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 719		
22.0 Timer0 Module 301 33.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PVWM Module 324 26.0 Pulse-Width Modulation (PWM) 357 37.0 Signal Measurement Timer (SMT) 364 28.0 Complementary Waveform Generator (CWG) Module 408 29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Data Signal Modulator (DSM) Module 466 30.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 544 35.0 Diversal Asynchronous Receiver Transmitter (UART) With Protocol Support 547 35.0 Diversal Asynchronous Receiver Transmitter (UART) With Protocol Support 547 35.0 Diversal Asynchronous Receiver Transmitter (UART) With Protocol Support 661 36.0 Fixed Voltage Reference (FVR) 559 37.0 Temperature Indicator Module 604 39.0 5-Bit Digital-to-Analog Converter (DAC) Module 604 30.0 Instruction Set Summary 665 30.0 Instruction Set Summary 66		
23.0 Timer1/3/5 Module with Gate Control 307 24.0 Timer2/4/6 Module 322 25.0 Capture/Compare/PWM Module 344 64.0 Pulse-Width Modulation (PWM) 357 27.0 Signal Measurement Timer (SMT) 364 80.0 Complementary Waveform Generator (CWG) Module 408 9.0 Configurable Logic Cell (CLC) 436 0.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Data Signal Modulator (DSM) Module 466 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 546 36.0 Fixed Voltage Reference (FVR) 599 37.0 Temperature Indicator Module 604 30.0 Comparator Module 604 30.0 Lon-Circuit Serial Programming™ (ICSP™) 655 43.0 In-Circuit Serial Programming™ (ICSP™) 655 43.0 In-Circuit Serial Programming™ (ICSP™) 655 43.0 In-Circuit Serial Programming™ (ICSP™) 665 43.0 Lockaging Information 734 45.0 Packaging Information 738 45.0 Dackaging Information 738		
24.0 Timer2/4/6 Module32225.0 Capture/Compare/PWM Module34426.0 Pulse-Width Modulation (PWM).3577.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module4089.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47734.0 Serial Peripheral Interface (SPI) Module54636.0 Fixed Voltage Reference (FVR)5997.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60449.0 5-Bit Digital-to-Analog Converter (DAC) Module64641.0 High/Low-Voltage Detect (HLVD)65542.0 10-Circuit Serial Programming™ (ICSP™)66543.0 Instruction Set Summary66544.0 Register Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768	23.0 Timer1/3/5 Module with Gate Control	
25.0 Capture/Compare/PWM Module34426.0 Pulse-Width Modulation (PWM)35727.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47744.0 Serial Peripheral Interface (SPI) Module51435.0 [² C Module51435.0 [² C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60449.0 5-Bit Digital-to-Analog Converter (DAC) Module64241.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
26.0 Pulse-Width Modulation (PWM)35727.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support4774.0 Serial Peripheral Interface (SPI) Module51435.0 C Fixed Voltage Reference (FVR)5997.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60449.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64441.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66345.0 Development Summary66544.0 Register Summary71945.0 Development Support73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
27.0 Signal Measurement Timer (SMT)36428.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support4774.0 Serial Peripheral Interface (SPI) Module51435.0 I ² C Module51435.0 I ² C Module54937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module6049.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64541.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary71946.0 Electrical Specifications73446.0 Electrical Specifications73447.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768	26.0 Pulse-Width Modulation (PWM)	
28.0 Complementary Waveform Generator (CWG) Module40829.0 Configurable Logic Cell (CLC)43630.0 Numerically Controlled Oscillator (NCO) Module45131.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47744.0 Serial Peripheral Interface (SPI) Module51435.0 I ² C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module64240.0 Comparator Module64241.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary71946.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
29.0 Configurable Logic Cell (CLC) 436 30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Data Signal Modulator (DSM) Module 466 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 514 35.0 I ² C Module 546 36.0 Fixed Voltage Reference (FVR) 599 37.0 Temperature Indicator Module 601 38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 99.0 5-Bit Digital-to-Analog Converter (DAC) Module 642 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 663 45.0 Development Support 734 46.0 Electrical Specifications 738 77.0 C and AC Characteristics Graphs and Tables 768		
30.0 Numerically Controlled Oscillator (NCO) Module 451 31.0 Zero-Cross Detection (ZCD) Module 461 32.0 Data Signal Modulator (DSM) Module 466 33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support 477 34.0 Serial Peripheral Interface (SPI) Module 514 35.0 I ² C Module 514 36.0 Fixed Voltage Reference (FVR) 599 37.0 Temperature Indicator Module 601 38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 39.0 S-Bit Digital-to-Analog Converter (DAC) Module 642 40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 45.0 Development Support 734 46.0 Electrical Specifications 738 71.0 Dc and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
31.0 Zero-Cross Detection (ZCD) Module46132.0 Data Signal Modulator (DSM) Module46633.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support4774.0 Serial Peripheral Interface (SPI) Module51435.0 I ² C Module5466.0 Fixed Voltage Reference (FVR)5997.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module6049.0 5-Bit Digital-to-Analog Converter (DAC) Module64241.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary66544.0 Register Summary71945.0 Development Support73446.0 Electrical Specifications73877.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support47734.0 Serial Peripheral Interface (SPI) Module51435.0 I²C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64441.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
34.0 Serial Peripheral Interface (SPI) Module51435.0 I²C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64441.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary66544.0 Register Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768		
34.0 Serial Peripheral Interface (SPI) Module51435.0 I²C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64441.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary66544.0 Register Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768	33.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support	
35.0 I²C Module54636.0 Fixed Voltage Reference (FVR)59937.0 Temperature Indicator Module60138.0 Analog-to-Digital Converter with Computation (ADC2) Module60439.0 5-Bit Digital-to-Analog Converter (DAC) Module64240.0 Comparator Module64641.0 High/Low-Voltage Detect (HLVD)65542.0 In-Circuit Serial Programming™ (ICSP™)66343.0 Instruction Set Summary66544.0 Register Summary71945.0 Development Support73446.0 Electrical Specifications73847.0 DC and AC Characteristics Graphs and Tables76748.0 Packaging Information768	34.0 Serial Peripheral Interface (SPI) Module	
37.0 Temperature Indicator Module 601 38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 39.0 5-Bit Digital-to-Analog Converter (DAC) Module 642 40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 39.0 5-Bit Digital-to-Analog Converter (DAC) Module 642 40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768	36.0 Fixed Voltage Reference (FVR)	
38.0 Analog-to-Digital Converter with Computation (ADC2) Module 604 39.0 5-Bit Digital-to-Analog Converter (DAC) Module 642 40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768	37.0 Temperature Indicator Module	
40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
40.0 Comparator Module 646 41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768	39.0 5-Bit Digital-to-Analog Converter (DAC) Module	
41.0 High/Low-Voltage Detect (HLVD) 655 42.0 In-Circuit Serial Programming™ (ICSP™) 663 43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768	40.0 Comparator Module	
43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
43.0 Instruction Set Summary 665 44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
44.0 Register Summary 719 45.0 Development Support 734 46.0 Electrical Specifications 738 47.0 DC and AC Characteristics Graphs and Tables 767 48.0 Packaging Information 768		
46.0 Electrical Specifications		
46.0 Electrical Specifications	45.0 Development Support	
47.0 DC and AC Characteristics Graphs and Tables		
48.0 Packaging Information	47.0 DC and AC Characteristics Graphs and Tables	
Appendix A: Revision History	48.0 Packaging Information	
	Appendix A: Revision History	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F24K42 PIC18LF24K42
- PIC18F25K42 PIC18LF25K42

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance Program Flash Memory, Universal Asynchronous Receiver Transmitter (UART), Serial Peripheral Interface (SPI), Inter-integrated Circuit (I²C), Direct Memory Access (DMA), Configurable Logic Cells (CLC), Signal Measurement Timer (SMT), Numerically Controlled Oscillator (NCO), and Analog-to-Digital Converter with Computation (ADC²). In addition to these features, the PIC18(L)F2X/4X/5XK42 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18(L)F2X/4X/5XK42 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the secondary oscillator or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- **Peripheral Module Disable:** Modules that are not being used in the code can be selectively disabled using the PMD module. This further reduces the power consumption.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2X/4X/5XK42 family offer several different oscillator options. The PIC18(L)F2X/4X/5XK42 family can be clocked from several different sources:

- HFINTOSC
 - 1-16 MHz precision digitally controlled internal oscillator
- LFINTOSC
- 31 kHz internal oscillator
- EXTOSC
 - External clock (EC)
 - Low-power oscillator (LP)
 - Medium power oscillator (XT)
 - High-power oscillator (HS)
- SOSC
 - Secondary oscillator circuit operating at 31 kHz
- A Phase Lock Loop (PLL) frequency multiplier (4x) is available to External Oscillator modes enabling clock speeds of up to 64 MHz

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

• Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.

1.2 Other Special Features

- **Memory Endurance:** The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a boot loader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F2X/4X/ 5XK42 family includes an optional extension to the PIC18 instruction set, which adds new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Direct Memory Access Controller: The Direct Memory Access (DMA) Controller is designed to service data transfers between different memory regions directly without intervention from the CPU. By eliminating the need for CPU-intensive management of handling interrupts intended for data transfers, the CPU now can spend more time on other tasks.
- Vectored Interrupt Controller: The Vectored Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It assembles all of the interrupt request signals and resolves the interrupts based on both a fixed natural order priority and a user-assigned priority, thereby eliminating scanning of interrupt sources.
- Universal Asynchronous Receiver
 Transmitter: The Universal Asynchronous Receiver Transmitter (UART) module is a serial I/ O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The UART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or one of several automated protocols. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers.

- Serial Peripheral Interface: The Serial Peripheral Interface (SPI) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another PIC.
- I²C Module: The I²C module provides a synchronous interface between the microcontroller and other I²C-compatible devices using the two-wire I²C serial bus. Devices communicate in a master/ slave environment. The I²C bus specifies two signal connections - Serial Clock (SCL) and Serial Data (SDA). Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors to the supply voltage.
- **12-bit A/D Converter with Computation:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead. It has a new module called ADC² with computation features, which provides a digital filter and threshold interrupt functions.
- Enhanced Peripheral Pin Select: The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins.
- Windowed Watchdog Timer (WWDT):
 - Timer monitoring of overflow and underflow events
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software

1.3 Details on Individual Family Members

Devices in the PIC18(L)F24/25K42 family are available in 28-pin packages. The block diagram for this device is shown in Figure 3.1.

The similarities and differences among the devices are listed in the PIC18(L)F24/25/K42 Family Types Table (page 4). The pinouts for all devices are listed in Table 1.

TABLE 1-1: DEVICE FEATURES

Features	PIC18(L)F24K42	PIC18(L)F25K42
Program Memory (Bytes)	16384	32768
Program Memory (Instructions)	8192	16384
Data Memory (Bytes)	1024	2048
Data EEPROM Memory (Bytes)	256	256
I/O Ports	A,B,C,E ⁽¹⁾	A,B,C,E ⁽¹⁾
Capture/Compare/PWM Modules (CCP)	4	4
10-Bit Pulse-Width Modulator (PWM)	4	4
12-Bit Analog-to-Digital Module (ADC ²) with Computation Accelerator	5 internal 24 external	5 internal 24 external
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN
Timers (16-/8-bit)	4	/3
Serial Communications	2 UART, 2	2 I ² C, 1 SPI
Enhanced Complementary Waveform Generator (ECWG)		3
Zero-Cross Detect (ZCD)		1
Data Signal Modulator (DSM)		1
Signal Measurement Timer (SMT)		1
5-Bit Digital-to-Analog Converter (DAC)		1
Numerically Controlled Oscillator (NCO)		1
Comparator Module		2
Direct Memory Access (DMA)		2
Configurable Logic Cell (CLC)		4
Peripheral Pin Select (PPS)	Y	<i>í</i> es
Peripheral Module Disable (PMD)	Y	<i>í</i> es
16-bit CRC with Scanner	Y	<i>í</i> es
Programmable High/Low-Voltage Detect (HLVD)	Y	<i>í</i> es
Programmable Brown-out Reset (BOR)	Y	<i>í</i> es
Resets (and Delays)	RESET Ir Stack C Stack U (PWR	, BOR, nstruction, Dverflow, Inderflow T, OST), ry Execution Violation
Instruction Set		ructions; struction Set enabled
Operating Frequency	64	MHz

Note 1: PORTE contains the single RE3 input-only pin.

1.4 Register and Bit naming conventions

1.4.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

1.4.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

1.4.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

1.4.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

1.4.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

Example 2:

BSF COG1CON0,G1MD2 BCF COG1CON0,G1MD1 BSF COG1CON0,G1MD0

1.4.3 REGISTER AND BIT NAMING EXCEPTIONS

1.4.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18(L)F24/25K42 MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18(L)F24/25K42 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:


- ICSPCLK/ICSPDAT pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.4 "ICSP[™] Pins")
- OSCI and OSCO pins when an external oscillator source is used (see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in Figure 2-1.





2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins (VDD and VSS) is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 ICSP[™] Pins

The ICSPCLK and ICSPDAT pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the ICSPCLK and ICSPDAT pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., ICSPCLK/ICSPDAT pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 45.0 "Development Support**".

2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.


In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).


For additional information and design guidance on oscillator circuits, refer to these Microchip Application Notes, available at the corporate website (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.





3.0 PIC18 CPU

This family of devices contains a PIC18 8-bit CPU core based on the modified Harvard architecture. The PIC18 CPU supports:

- System Arbitration which decides memory access allocation depending on user priorities
- Vectored Interrupt capability with automatic two level deep context saving
- 31-level deep hardware stack with overflow and underflow reset capabilities
- Support Direct, Indirect, and Relative Addressing modes
- 8x8 Hardware Multiplier




FIGURE 3-1: PIC18(L)F24/25K42 FAMILY BLOCK DIAGRAM

3.1 System Arbitration

The System Arbiter resolves memory access between the System Level Selections (i.e., Main, Interrupt Service Routine) and Peripheral Selection (i.e., DMA and Scanner) based on user-assigned priorities. Each of the system level and peripheral selections has its own priority selection registers. Memory access priority is resolved using the number written to the corresponding Priority registers, 0 being the highest priority and 4 being the lowest priority. The Default priorities are listed in Table 3-1.

In case the user wants to change priorities then ensure that each Priority register is written with a unique value from 0 to 4.


TABLE 3-1: DEFAULT PRIORITIES

Sele	ection	Priority register Reset value
System Level	ISR	0
	MAIN	1

TABLE 3-1: DEFAULT PRIORITIES

Sel	ection	Priority register Reset value
Peripheral	DMA1	2
	DMA2	3
	SCANNER	4

FIGURE 3-2: PIC18(L)F24/25K42 SYSTEM ARBITER BLOCK DIAGRAM



© 2016-2017 Microchip Technology Inc.

3.1.1 PRIORITY LOCK

The System arbiter grants memory access to the peripheral selections (DMAx, Scanner) as long as the PRLOCKED bit (PRLOCK Register) is set.

Priority selections are locked by setting the PRLOCKED bit of the PRLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against inadvertent changes. Examples of setting and clearing the PRLOCKED bit are shown in Example 3-1 and Example 3-2.

EXAMPLE 3-1: PRIORITY LOCK SEQUENCE

; Disable interrupts BCF INTCON0,GIE ; Bank to PRLOCK register BANKSEL PRLOCK MOVLW 55h ; Required sequence, next 4 instructions MOVWF PRLOCK MOVLW AAh MOVWF PRLOCK

; Set PRLOCKED bit to grant memory access to peripherals BSF PRLOCK,0

; Enable Interrupts BSF INTCON0,GIE

EXAMPLE 3-2: PRIC

PRIORITY UNLOCK SEQUENCE

; Disable interrupts BCF INTCON0,GIE

; Bank to PRLOCK register BANKSEL PRLOCK MOVLW 55h

; Required sequence, next 4 instructions MOVWF PRLOCK MOVUW AAh MOVWF PRLOCK ; Clear PRLOCKED bit to allow changing priority settings BCF PRLOCK,0

; Enable Interrupts BSF INTCON0,GIE

3.2 Memory Access Scheme

The user can assign priorities to both system level and peripheral selections based on which the system arbiter grants memory access. Let us consider the following priority scenarios between ISR, MAIN, and Peripherals.

Note: It is always required that the ISR priority be higher than Main priority.

3.2.1 ISR PRIORITY > MAIN PRIORITY > PERIPHERAL PRIORITY

When the Peripheral Priority (DMA, Scanner) is lower than ISR and MAIN Priority, and the peripheral requires:

- Access to the Program Flash Memory, then the peripheral waits for an instruction cycle in which the CPU does not need to access the PFM (such as a branch instruction) and uses that cycle to do its own Program Flash Memory access, unless a PFM Read/Write operation is in progress.
- 2. Access to the SFR/GPR, then the peripheral waits for an instruction cycle in which the CPU does not need to access the SFR/GPR (such as MOVLW, CALL, NOP) and uses that cycle to do its own SFR/GPR access.
- Access to the Data EEPROM, then the peripheral has access to Data EEPROM unless a Data EEPROM Read/Write operation is being performed.

This results in the lowest throughput for the peripheral to access the memory, and does so without any impact on execution times.

3.2.2 PERIPHERAL PRIORITY > ISR PRIORITY > MAIN PRIORITY

When the Peripheral Priority (DMA, Scanner) is higher than ISR and MAIN Priority, the CPU operation is stalled when the peripheral requests memory.

The CPU is held in its current state until the peripheral completes its operation. Since the peripheral requests access to the bus, the peripheral cannot be disabled until it completes its operation.

This results in the highest throughput for the peripheral to access the memory, but has the cost of stalling other execution while it occurs.

© 2016-2017 Microchip Technology Inc.

3.2.3 ISR PRIORITY > PERIPHERAL PRIORITY > MAIN PRIORITY

In this case, interrupt routines and peripheral operation (DMAx, Scanner) will stall the CPU. Interrupt will preempt peripheral operation. This results in lowest interrupt latency and highest throughput for the peripheral to access the memory.

3.2.4 PERIPHERAL 1 PRIORITY > ISR PRIORITY > MAIN PRIORITY > PERIPHERAL 2 PRIORITY

In this case, the Peripheral 1 will stall the execution of the CPU. However, Peripheral 2 can access the memory in cycles unused by Peripheral 1.

The operation of the System Arbiter is controlled through the following registers:

REGISTER 3-1: ISRPR: INTERRUPT SERVICE ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—	_	—	ISRPR2	ISRPR1	ISRPR0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 ISRPR<2:0>: Interrupt Service Routine Priority Selection bits

REGISTER 3-2: MAINPR: MAIN ROUTINE PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-1/1
—	—	—	—	_	MAINPR2	MAINPR1	MAINPR0
bit 7							bit 0

Legend:

- J		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 MAINPR<2:0>: Main Routine Priority Selection bits

REGISTER 3-3: DMA1PR: DMA1 PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0
—	—	—	—	—	DMA1PR2	DMA1PR1	DMA1PR0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 DMA1PR<2:0>: DMA1 Priority Selection bits

© 2016-2017 Microchip Technology Inc.

PIC18(L)F24/25K42

REGISTER 3-4: DMA2PR: DMA2 PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1	R/W-1/1
—	—	—	—	—	DMA2PR2	DMA2PR1	DMA2PR0
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 DMA2PR<2:0>: DMA2 Priority Selection bits

REGISTER 3-5: SCANPR: SCANNER PRIORITY REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
—	—	—	—	—	SCANPR2	SCANPR1	SCANPR0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-3 Unimplemented: Read as '0'

bit 2-0 SCANPR<2:0>: DMA2 Priority Selection bits

REGISTER 3-6: PRLOCK: PRIORITY LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	—	—	—	—	—	—	PRLOCKED
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
1 = bit is set	0 = bit is cleared	HS = Hardware set

bit 7-1 Unimplemented: Read as '0'

bit 0 **PRLOCKED**: PR Register Lock bit^(1, 2)

0 = Priority Registers can be modified by write operations; Peripherals do not have access to the memory

1 = Priority Registers are locked and cannot be written; Peripherals do not have access to the memory

Note 1: The PRLOCKED bit can only be set or cleared after the unlock sequence.

2: If PR1WAY = 1, the PRLOCKED bit cannot be cleared after it has been set. A system Reset will clear the bit and allow one more set.

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CPU

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
ISRPR	—	—	_	_	—	ISRPR2	ISRPR1	ISRPR0	21
MAINPR	—	_	_	_	_	MAINPR2	MAINPR1	MAINPR0	21
DMA1PR	—	_	_	_	_	DMA1PR2	DMA1PR1	DMA1PR0	21
DMA2PR	—	_	_	_	_	DMA2PR2	DMA2PR1	DMA2PR0	22
SCANPR	—	_	_	_	_	SCANPR2	SCANPR1	SCANPR0	22
PRLOCK	—	_	_	_	—	—	_	PRLOCKED	22

Legend: — = Unimplemented location, read as '0'.

4.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 enhanced microcontroller devices:

- Program Flash Memory
- Data RAM
- Data EEPROM

The Program Memory Flash and data RAM share the same bus, while data EEPROM uses a separate bus. This allows for concurrent access of the memory spaces.

Additional detailed information on the operation of the Program Flash Memory and Data EEPROM Memory is provided in Section 15.0 "Nonvolatile Memory (NVM) Control".

4.1 Program Flash Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2 Mbyte program memory space. Accessing any unimplemented memory will return all '0's (a NOP instruction).

These devices contains the following:

- PIC18(L)F24K42: 16 Kbytes of Program Flash Memory, up to 8,192 single-word instructions
- PIC18(L)F25K42: 32 Kbytes of Program Flash Memory, up to 16,384 single-word instructions

The Reset vector for the device is at address 000000h. PIC18(L)F24/25K42 devices feature a vectored interrupt controller with a dedicated interrupt vector table in the program memory, see **Section 11.0 "Interrupt Controller**".

Note: For memory information on this family of devices, see Table 4-1 and Table 4-2.

4.2 Memory Access Partition (MAP)

Program Flash Memory is partitioned into:

- Application Block
- Boot Block, and
- Storage Area Flash (SAF) Block

4.2.1 APPLICATION BLOCK

Application block is where the user's program resides by default. Default settings of the configuration bits (BBEN = 1 and $\overline{SAFEN} = 1$) assign all memory in the Program Flash Memory area to the Application Block. The WRTAPP Configuration bit is used to protect the Application block.

4.2.2 BOOT BLOCK

Boot Block is an area in program memory that can is ideal for storing bootloader code. Code placed in this area can be executed by the CPU. The Boot Block can be write-protected, independent of the main application block. The Boot Block is enabled by the BBEN bit and size is based on the value of the BBSIZE bits of Configuration word (Register 5-7), see Table 5-1 for boot block sizes.

The $\overline{\text{WRTB}}$ Configuration bit is used to write-protect the Boot Block.

4.2.3 STORAGE AREA FLASH

Storage Area Flash (SAF) is the area in program memory that can be used as data storage. SAF is enabled by the SAFEN bit of the Configuration word in Register 5-7. If enabled, the code placed in this area cannot be executed by the CPU. The SAF block is placed at the end of memory and spans 256 bytes. The WRTSAF Configuration bit is used to write-protect the Storage Area Flash.

Note: If write-protected locations are written from NVMCON registers, memory is not changed and the WRERR bit defined in Register 15-1 is set.



