



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## PIC18F47J13 Family 28/44-Pin, High-Performance Microcontrollers with XLP Technology

### Power Management Features with XLP for eXtreme Low Power:

- Deep Sleep mode: CPU Off, Peripherals Off, SRAM Off, Currents Down to 9 nA and 700 nA with RTCC:
  - Able to wake-up on external triggers, programmable WDT or RTCC alarm
  - Ultra Low-Power Wake-up (ULPWU)
- Sleep mode: CPU Off, Peripherals Off, SRAM On, Fast Wake-up, Currents Down to 0.2  $\mu$ A, 2V Typical
- Idle: CPU Off, SRAM On, Currents Down to 1.7  $\mu$ A Typical
- Run: CPU On, SRAM On, Currents Down to 5.8  $\mu$ A Typical
- Timer1 Oscillator w/RTCC: 0.7  $\mu$ A, 32 kHz Typical
- Watchdog Timer: 0.33  $\mu$ A, 2V Typical

### Flexible Oscillator Structure:

- Two External Clock modes, Up to 48 MHz (12 MIPS)
- Integrated Crystal/Resonator Driver
- Low-Power 31 kHz Internal RC Oscillator
- Tunable Internal Oscillator (31 kHz to 8 MHz,  $\pm 0.15\%$  Typical,  $\pm 1\%$  Max.)
- Precision 48 MHz PLL or 4x PLL Options
- Low-Power Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor (FSCM):
  - Allows for safe shutdown if any clock stops
- Programmable Reference Clock Output Generator

### Peripheral Highlights:

- Peripheral Pin Select:
  - Allows independent I/O mapping of many peripherals
  - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- Hardware Real-Time Clock/Calendar (RTCC):
  - Provides clock, calendar and alarm functions
- High-Current Sink/Source 25 mA/25mA (PORTB and PORTC)
- Four Programmable External Interrupts
- Four Input Change Interrupts
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
  - One, two or four PWM outputs
  - Selectable polarity
  - Programmable dead time
  - Auto-shutdown and auto-restart
  - Pulse steering control

### Peripheral Highlights (cont.):

- Seven Capture/Compare/PWM (CCP) modules
- Two Master Synchronous Serial Port (MSSP) modules featuring:
  - 3-wire SPI (all 4 modes)
  - SPI Direct Memory Access (DMA) channel w/1024 byte count
  - I<sup>2</sup>C Master and Slave modes
- 8-Bit Parallel Master Port/Enhanced Parallel Slave Port
- Three Analog Comparators with Input Multiplexing
- 12-Bit Analog-to-Digital (A/D) Converter module:
  - Up to 13 input channels
  - Auto-acquisition capability
  - 10-bit mode for 100 kspS conversion speed
  - Conversion available during Sleep
- High/Low-Voltage Detect module
- Charge Time Measurement Unit (CTMU):
  - Provides a precise resolution time measurement for both flow measurement and simple temperature sensing
  - Supports capacitive touch sensing for touch screens and capacitive switches
- Two Enhanced USART modules:
  - Supports RS-485, RS-232 and LIN/J2602
  - Auto-wake-up on Start bit
  - Auto-Baud Detect (ABD)

### Special Microcontroller Features:

- 5.5V Tolerant Inputs (digital only pins)
- Low-Power, High-Speed CMOS Flash Technology
- C Compiler Optimized Architecture for Re-Entrant Code
- Priority Levels for Interrupts
- Self-Programmable under Software Control
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
  - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) with 3 Breakpoints via Two Pins
- Operating Voltage Range of 2.0V to 3.6V
- On-Chip 2.5V Regulator
- Flash Program Memory of 10,000 Erase/Write Cycles Minimum and 20-Year Data Retention


**TABLE 1: PIC18F47J13 FAMILY TYPES**

PIC18F Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	Timers 8/16-Bit	ECCP/CCP	USART	MSSP			I <sup>2</sup> C	12-Bit A/D (ch)	Comparators	Deep Sleep	PMP/PSP	CTMU	RTCC
								SPI w/DMA									
PIC18F26J13	28	64K	3760	19	4/4	3/7	2	2	Y	Y	10	3	Y	N	Y	Y	
PIC18F27J13	28	128K	3760	19	4/4	3/7	2	2	Y	Y	10	3	Y	N	Y	Y	
PIC18F46J13	44	64K	3760	25	4/4	3/7	2	2	Y	Y	13	3	Y	Y	Y	Y	
PIC18F47J13	44	128K	3760	25	4/4	3/7	2	2	Y	Y	13	3	Y	Y	Y	Y	
PIC18LF26J13	28	64K	3760	19	4/4	3/7	2	2	Y	Y	10	3	N	N	Y	Y	
PIC18LF27J13	28	128K	3760	19	4/4	3/7	2	2	Y	Y	10	3	N	N	Y	Y	
PIC18LF46J13	44	64K	3760	25	4/4	3/7	2	2	Y	Y	13	3	N	Y	Y	Y	
PIC18LF47J13	44	128K	3760	25	4/4	3/7	2	2	Y	Y	13	3	N	Y	Y	Y	

## Pin Diagrams

### 44-Pin TQFP

■ = Pins are up to 5.5V tolerant




**Legend:** RPn represents remappable pins. Some input and output functions are routed through the Peripheral Pin Select (PPS) module and can be dynamically assigned to any of the RPn pins. For a list of the input and output functions, see [Table 10-13](#) and [Table 10-14](#), respectively. For details on configuring the PPS module, see [Section 10.7 “Peripheral Pin Select \(PPS\)”](#).

## Pin Diagrams (Continued)

### 44-Pin QFN

■ = Pins are up to 5.5V tolerant




**Legend:** **RPn** represents remappable pins. Some input and output functions are routed through the Peripheral Pin Select (PPS) module and can be dynamically assigned to any of the RPn pins. For a list of the input and output functions, see [Table 10-13](#) and [Table 10-14](#), respectively. For details on configuring the PPS module, see [Section 10.7 “Peripheral Pin Select \(PPS\)”](#).

**Note:** For the QFN package, it is recommended that the bottom pad be connected to Vss.


## Pin Diagrams (Continued)

### 28-Pin SPDIP/SOIC/SSOP

■ = Pins are up to 5.5V tolerant



### 28-Pin QFN



**Legend:** **R<sub>n</sub>** represents remappable pins. Some input and output functions are routed through the Peripheral Pin Select (PPS) module and can be dynamically assigned to any of the R<sub>n</sub> pins. For a list of the input and output functions, see Table 10-13 and Table 10-14, respectively. For details on configuring the PPS module, see [Section 10.7 “Peripheral Pin Select \(PPS\)”](#).

**Note:** For the QFN package, it is recommended that the bottom pad be connected to Vss.

## Table of Contents

1.0	Device Overview .....	9
2.0	Guidelines for Getting Started with PIC18FJ Microcontrollers .....	28
3.0	Oscillator Configurations .....	32
4.0	Low-Power Modes.....	43
5.0	Reset .....	60
6.0	Memory Organization .....	75
7.0	Flash Program Memory .....	101
8.0	8 x 8 Hardware Multiplier.....	111
9.0	Interrupts .....	113
10.0	I/O Ports .....	133
11.0	Parallel Master Port (PMP).....	173
12.0	Timer0 Module .....	198
13.0	Timer1 Module .....	202
14.0	Timer2 Module .....	212
15.0	Timer3/5 Module .....	214
16.0	Timer4/6/8 Module .....	226
17.0	Real-Time Clock and Calendar (RTCC).....	229
18.0	Capture/Compare/PWM (CCP) Modules .....	248
19.0	Enhanced Capture/Compare/PWM (ECCP) Module .....	260
20.0	Master Synchronous Serial Port (MSSP) Module .....	282
21.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) .....	336
22.0	10/12-Bit Analog-to-Digital Converter (A/D) Module .....	358
23.0	Comparator Module.....	370
24.0	Comparator Voltage Reference Module .....	377
25.0	High/Low Voltage Detect (HLVD).....	380
26.0	Charge Time Measurement Unit (CTMU) .....	386
27.0	Special Features of the CPU .....	403
28.0	Instruction Set Summary .....	420
29.0	Development Support.....	470
30.0	Electrical Characteristics .....	474
31.0	Packaging Information.....	516
	Appendix A: Revision History .....	533
	Appendix B: Migration From PIC18F46J11 to PIC18F47J13 .....	534
	The Microchip Website .....	535
	Customer Change Notification Service .....	535
	Customer Support .....	535
	Product Identification System .....	536

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com). We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our website at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

## 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F26J13
- PIC18F27J13
- PIC18F46J13
- PIC18F47J13
- PIC18LF26J13
- PIC18LF27J13
- PIC18LF46J13
- PIC18LF47J13

## 1.1 Core Features

### 1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18F47J13 Family incorporate a range of features that can significantly reduce power consumption during operation. Key features are:

- **Alternate Run Modes:** By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operational requirements.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the users to incorporate power-saving ideas into their application's software design.
- **Deep Sleep:** The 2.5V internal core voltage regulator on F parts can be shutdown to cut power consumption to as low as 15 nA (typical). Certain features can remain operating during Deep Sleep, such as the Real-Time Clock Calendar.
- **Ultra Low Power Wake-Up:** Waking from Sleep or Deep Sleep modes after a period of time can be done without an oscillator/clock source, saving power for applications requiring periodic activity.

## 1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F47J13 Family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- An internal oscillator block, which provides an 8 MHz clock and an INTRC source (approximately 31 kHz, stable over temperature and V<sub>DD</sub>), as well as a range of six user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of eight clock frequencies. This option frees an oscillator pin for use as an additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier available to the high-speed crystal, and external and internal oscillators, providing a clock speed up to 48 MHz.

The internal oscillator block provides a stable reference source that gives the PIC18F47J13 Family additional features for robust operation:

- **Fail-Safe Clock Monitor:** This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset (POR), or wake-up from Sleep mode, until the primary clock source is available.

### 1.1.3 EXPANDED MEMORY

The PIC18F47J13 Family provides ample room for application code, from 64 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last in excess of 10000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years.

The Flash program memory is readable and writable during normal operation. The PIC18F47J13 Family also provides plenty of room for dynamic application data with up to 3.8 Kbytes of data RAM.

### 1.1.4 EXTENDED INSTRUCTION SET

The PIC18F47J13 Family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.

### 1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device.

The PIC18F47J13 Family is also pin compatible with other PIC18 families, such as the PIC18F4550, PIC18F2450 and PIC18F46J50. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining the same feature set.

## 1.2 Other Special Features

- Communications:** The PIC18F47J13 Family incorporates a range of serial and parallel communication peripherals. This device includes two independent Enhanced USARTs and two Master Synchronous Serial Port (MSSP) modules, capable of both Serial Peripheral Interface (SPI) and I<sup>2</sup>C (Master and Slave) modes of operation. The device also has a parallel port and can be configured to serve as either a Parallel Master Port (PMP) or as a Parallel Slave Port (PSP).
- CCP/ECCP Modules:** All devices in the family incorporate seven Capture/Compare/PWM (CCP) modules and three Enhanced Capture/Compare/PWM (ECCP) modules to maximize flexibility in control applications. ECCPs offer up to four PWM output signals each. The ECCPs also offer many beneficial features, including polarity selection, programmable dead time, auto-shutdown and restart and Half-Bridge and Full-Bridge Output modes.

- 10/12-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead.
- Extended Watchdog Timer (WDT):** This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See [Section 30.0 "Electrical Characteristics"](#) for time-out periods.

## 1.3 Details on Individual Family Devices

Devices in the PIC18F47J13 Family are available in 28-pin and 44-pin packages. Block diagrams for the two groups are shown in [Figure 1-1](#) and [Figure 1-2](#). The devices are differentiated from each other in two ways:

- Flash program memory (two sizes: 64 Kbytes for the PIC18FX6J13 and 128 Kbytes for PIC18FX-7J13)
- I/O ports (three bidirectional ports on 28-pin devices, five bidirectional ports on 44-pin devices)

All other features for devices in this family are identical. These are summarized in [Table 1-1](#) and [Table 1-2](#).

The pinouts for the PIC18F2XJ13 devices are listed in [Table 1-3](#). The pinouts for the PIC18F4XJ13 devices are shown in [Table 1-4](#).

The PIC18F47J13 Family of devices provides an on-chip voltage regulator to supply the correct voltage levels to the core. Parts designated with an "F" part number (such as PIC18F47J13) have the voltage regulator enabled.

These parts can run from 2.15V-3.6V on VDD, but should have the VDDCORE pin connected to VSS through a low-ESR capacitor. Parts designated with an "LF" part number (such as PIC18LF47J13) do not enable the voltage regulator nor support Deep Sleep mode. For "LF" parts, an external supply of 2.0V-2.7V has to be supplied to the VDDCORE pin while 2.0V-3.6V can be supplied to VDD (VDDCORE should never exceed VDD).

For more details about the internal voltage regulator, see [Section 27.3 "On-Chip Voltage Regulator"](#).

# PIC18F47J13 FAMILY

---

**TABLE 1-1: DEVICE FEATURES FOR THE PIC18F2XJ13 (28-PIN DEVICES)**


Features	PIC18F26J13	PIC18F27J13
Operating Frequency	DC – 48 MHz	DC – 48 MHz
Program Memory (Kbytes)	64	128
Program Memory (Instructions)	32,768	65,536
Data Memory (Kbytes)	3.8	3.8
Interrupt Sources	30	
I/O Ports		Ports A, B, C
Timers		8
Enhanced Capture/Compare/PWM Modules		3 ECCP and 7 CCP
Serial Communications		MSSP (2), Enhanced USART (2)
Parallel Communications (PMP/PSP)		No
10/12-Bit Analog-to-Digital Module		10 Input Channels
Resets (and Delays)		POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)
Instruction Set		75 Instructions, 83 with Extended Instruction Set Enabled
Packages		28-Pin QFN, SOIC, SSOP and SPDIP (300 mil)

**TABLE 1-2: DEVICE FEATURES FOR THE PIC18F4XJ13 (44-PIN DEVICES)**

Features	PIC18F46J13	PIC18F47J13
Operating Frequency	DC – 48 MHz	DC – 48 MHz
Program Memory (Kbytes)	64	128
Program Memory (Instructions)	32,768	65,536
Data Memory (Kbytes)	3.8	3.8
Interrupt Sources	30	
I/O Ports		Ports A, B, C, D, E
Timers		8
Enhanced Capture/Compare/PWM Modules		3 ECCP and 7 CCP
Serial Communications		MSSP (2), Enhanced USART (2)
Parallel Communications (PMP/PSP)		Yes
10/12-Bit Analog-to-Digital Module		13 Input Channels
Resets (and Delays)		POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)
Instruction Set		75 Instructions, 83 with Extended Instruction Set Enabled
Packages		44-Pin QFN and TQFP


# PIC18F47J13 FAMILY

**FIGURE 1-1: PIC18F2XJ13 (28-PIN) BLOCK DIAGRAM**



# PIC18F47J13 FAMILY

FIGURE 1-2: PIC18F4XJ13 (44-PIN) BLOCK DIAGRAM



# PIC18F47J13 FAMILY

---

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
MCLR	1 <sup>(2)</sup>	26 <sup>(2)</sup>	I	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OSC1/CLKI/RA7 OSC1	9	6	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. Main oscillator input connection.
CLKI			I	CMOS	External clock source input; always associated with pin function, OSC1 (see related OSC1/CLKI pins).
RA7 <sup>(1)</sup>			I/O	TTL/DIG	Digital I/O.
OSC2/CLKO/RA6 OSC2	10	7	O	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			O	DIG	Main oscillator feedback output connection. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6 <sup>(1)</sup>			I/O	TTL/DIG	Digital I/O.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

DIG = Digital output

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
RA0/AN0/C1INA/ULPWU/RP0 RA0 AN0 C1INA ULPWU RP0	2	27	I/O I I I I/O	TTL/DIG Analog Analog Analog ST/DIG	PORTA is a bidirectional I/O port.  Digital I/O. Analog Input 0. Comparator 1 Input A. Ultra low-power wake-up input. Remappable Peripheral Pin 0 input/output.
RA1/AN1/C2INA/VBG/CTDIN/ RP1 RA1 AN1 C2INA VBG CTDIN RP1	3	28	I/O O I O I I/O	TTL/DIG Analog Analog Analog ST ST/DIG	Digital I/O.  Analog Input 1. Comparator 2 Input A. Band Gap Reference Voltage (VBG) output. CTMU pulse delay input. Remappable Peripheral Pin 1 input/output.
RA2/AN2/C2INB/C1IND/ C3INB/VREF-/CVREF RA2 AN2 C2INB C1IND C3INB VREF- CVREF	4	1	I/O I I I I O I	TTL/DIG Analog Analog Analog Analog Analog Analog	Digital I/O.  Analog Input 2. Comparator 2 Input B. Comparator 1 Input D. Comparator 3 Input B. A/D reference voltage (low) input. Comparator reference voltage output.
RA3/AN3/C1INB/VREF+ RA3 AN3 C1INB VREF+	5	2	I/O I I I	TTL/DIG Analog Analog Analog	Digital I/O.  Analog Input 3. Comparator 1 Input B. A/D reference voltage (high) input.
RA5/AN4/C1INC/SS1/ HLVDIN/RP2 RA5 AN4 C1INC SS1 HLVDIN RP2	7	4	I/O I I I I/O	TTL/DIG Analog Analog TTL Analog ST/DIG	Digital I/O.  Analog Input 4. Comparator 1 Input C. SPI slave select input. High/Low-Voltage Detect input. Remappable Peripheral Pin 2 input/output.
RA6 <sup>(1)</sup> RA7 <sup>(1)</sup>					See the OSC2/CLK0/RA6 pin. See the OSC1/CLK1/RA7 pin.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 DIG = Digital output

CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
RB0/AN12/C3IND/INT0/RP3 RB0 AN12 C3IND INT0 RP3	21	18	I/O I I I I/O	TTL/DIG Analog Analog ST ST/DIG	PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.  Digital I/O. Analog Input 12. Comparator 3 Input D. External Interrupt 0. Remappable Peripheral Pin 3 input/output.
RB1/AN10/C3INC/RTCC/RP4 RB1 AN10 C3INC RTCC RP4	22	19	I/O I I O I/O	TTL/DIG Analog Analog DIG ST/DIG	Digital I/O. Analog Input 10. Comparator 3 input. Real-Time Clock Calendar output. Remappable Peripheral Pin 4 input/output.
RB2/AN8/C2INC/CTED1/ REFO/RP5 RB2 AN8 C2INC CTED1 REFO RP5	23	20	I/O I I I O I/O	TTL/DIG Analog Analog ST DIG ST/DIG	Digital I/O. Analog Input 8. Comparator 2 Input C. CTMU Edge 1 input. Reference output clock. Remappable Peripheral Pin 5 input/output.
RB3/AN9/C3INA/CTED2/ RP6 RB3 AN9 C3INA CTED2 RP6	24	21	I/O I I I I	TTL/DIG Analog Analog ST ST/DIG	Digital I/O. Analog Input 9. Comparator 3 Input A. CTMU edge 2 Input. Remappable Peripheral Pin 6 input/output.

**Legend:**  
 TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 DIG = Digital output

**CMOS** = CMOS compatible input or output  
**Analog** = Analog input  
**O** = Output  
**OD** = Open-Drain (no P diode to VDD)  
**I<sup>2</sup>C** = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
RB4/CCP4/KBI0/SCL2/RP7 RB4 CCP4 KBI0 SCL2 RP7	25 <sup>(2)</sup>	22 <sup>(2)</sup>	I/O I/O I I/O I/O	TTL/DIG ST/DIG TTL I <sup>2</sup> C ST/DIG	PORTB (continued)  Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. I <sup>2</sup> C clock input/output. Remappable Peripheral Pin 7 input/output.
RB5/CCP5/KBI1/SDA2/RP8 RB5 CCP5 KBI1 SDA2 RP8	26 <sup>(2)</sup>	23 <sup>(2)</sup>	I/O I/O I I/O I/O	TTL/DIG ST/DIG TTL I <sup>2</sup> C ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. I <sup>2</sup> C data input/output. Remappable Peripheral Pin 8 input/output.
RB6/CCP6/KBI2/PGC/RP9 RB6 CCP6 KBI2 PGC RP9	27 <sup>(2)</sup>	24 <sup>(2)</sup>	I/O I/O I I/O I/O	TTL/DIG ST/DIG TTL ST ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. ICSP™ clock input. Remappable Peripheral Pin 9 input/output.
RB7/CCP7/KBI3/PGD/RP10 RB7 CCP7 KBI3 PGD RP10	28 <sup>(2)</sup>	25 <sup>(2)</sup>	I/O I/O I I/O I/O	TTL/DIG ST/DIG TTL ST/DIG ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. Remappable Peripheral Pin 10 input/output.

**Legend:** TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

OD = Open-Drain (no P diode to VDD)

DIG = Digital output

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
RC0/T1OSO/T1CKI/RP11 RC0 T1OSO T1CKI RP11	11	8	I/O O I I/O	ST/DIG Analog ST ST/DIG	PORTC is a bidirectional I/O port.  Digital I/O. Timer1 oscillator output. Timer1 external digital clock input. Remappable Peripheral Pin 11 input/output.
RC1/CCP8/T1OSI/RP12 RC1 CCP8 T1OSI RP12	12	9	I/O I/O I I/O	ST/DIG ST/DIG Analog ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Timer1 oscillator input. Remappable Peripheral Pin 12 input/output.
RC2/AN11/C2IND/CTPLS/RP13 RC2 AN11 C2IND CTPLS RP13	13	10	I/O I I O I/O	ST/DIG Analog Analog DIG ST/DIG	Digital I/O. Analog Input 11. Comparator 2 Input D. CTMU pulse generator output. Remappable Peripheral Pin 13 input/output.
RC3/SCK1/SCL1/RP14 RC3 SCK1 SCL1 RP14	14	11	I/O I/O I/O I/O	ST/DIG ST/DIG I <sup>2</sup> C ST/DIG	Digital I/O. SPI clock input/output. I <sup>2</sup> C clock input/output. Remappable Peripheral Pin 14 input/output.
RC4/SDI1/SDA1/RP15 RC4 SDI1 SDA1 RP15	15	12	I/O I I/O I/O	ST/DIG ST I <sup>2</sup> C ST/DIG	Digital I/O. SPI data input. I <sup>2</sup> C data input/output. Remappable Peripheral Pin 15 input/output.
RC5/SDO1/RP16 RC5 SDO1 RP16	16	13	I/O O I/O	ST/DIG DIG ST/DIG	Digital I/O. SPI data output. Remappable Peripheral Pin 16 input/output.
RC6/CCP9/TX1/CK1/RP17 RC6 CCP9 TX1 CK1  RP17	17 <sup>(2)</sup>	14 <sup>(2)</sup>	I/O I/O O I/O I/O	ST/DIG ST/DIG DIG ST/DIG ST/DIG	Digital I/O. Capture/Compare/PWM input/output. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1). Remappable Peripheral Pin 17 input/output.
RC7/CCP10/RX1/DT1/RP18 RC7 CCP10 RX1 DT1 RP18	18 <sup>(2)</sup>	15 <sup>(2)</sup>	I/O I/O I I/O I/O	ST/DIG ST/DIG ST ST/DIG ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Asynchronous serial receive data input. Synchronous serial data output/input. Remappable Peripheral Pin 18 input/output.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 DIG = Digital output

CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

---

TABLE 1-3: PIC18F2XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	28-SPDIP/ SSOP/ SOIC	28-QFN			
Vss1	8	5	P	—	Ground reference for logic and I/O pins.
Vss2	19	16	—	—	
VDD	20	17	P	—	Positive supply for peripheral digital logic and I/O pins.
VDDCORE/VCAP	6	3	—	—	Core logic power or external filter capacitor connection.
VDDCORE			P	—	Positive supply for microcontroller core logic (regulator disabled).
VCAP			P	—	External filter capacitor connection (regulator enabled).

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

OD = Open-Drain (no P diode to VDD)

DIG = Digital output

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
MCLR	18 <sup>(3)</sup>	18	I	ST	Master Clear (Reset) input; this is an active-low Reset to the device.
OSC1/CLKI/RA7 OSC1	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS. Main oscillator input connection.
CLKI			I	CMOS	External clock source input; always associated with pin function, OSC1 (see related OSC1/CLKI pins).
RA7 <sup>(1)</sup>			I/O	TTL/DIG	Digital I/O.
OSC2/CLKO/RA6 OSC2	33	31	O	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			O	—	Main oscillator feedback output connection in RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6 <sup>(1)</sup>			I/O	TTL/DIG	Digital I/O.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

DIG = Digital output

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

**TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)**

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
RA0/AN0/C1INA/ULPWU/PMA6/RP0	19	19	I/O	TTL/DIG	PORTA is a bidirectional I/O port.
RA0			I	Analog	Digital I/O.
AN0			I	Analog	Analog Input 0.
C1INA			I	Analog	Comparator 1 Input A.
ULPWU			I	Analog	Ultra low-power wake-up input.
PMA6			I/O	ST/TTL/DIG	Parallel Master Port digital I/O.
RP0			I/O	ST/DIG	Remappable Peripheral Pin 0 input/output.
RA1/AN1/C2INA/VBG/CTDIN/PMA7/RP1	20	20	I/O	TTL/DIG	Digital I/O.
RA1			O	Analog	Analog Input 1.
AN1			I	Analog	Comparator 2 Input A.
C2INA			O	Analog	Band Gap Reference Voltage (VBG) output.
VBG			I	ST	CTMU pulse delay input.
CTDIN			I/O	ST/TTL/DIG	Parallel Master Port digital I/O.
PMA7			I/O	ST/DIG	Remappable Peripheral Pin 1 input/output.
RP1					
RA2/AN2/C2INB/C1IND/C3INB/VREF-/CVREF	21	21	I/O	TTL/DIG	Digital I/O.
RA2			I	Analog	Analog Input 2.
AN2			I	Analog	Comparator 2 Input B.
C2INB			I	Analog	Comparator 1 Input D.
C1IND			I	Analog	Comparator 3 Input B.
C3INB			I	Analog	A/D reference voltage (low) input.
VREF-			I	Analog	Comparator reference voltage output.
CVREF			I	Analog	
RA3/AN3/C1INB/VREF+	22	22	I/O	TTL/DIG	Digital I/O.
RA3			I	Analog	Analog Input 3.
AN3			I	Analog	Comparator 1 Input B.
C1INB			I	Analog	A/D reference voltage (high) input.
VREF+					
RA5/AN4/C1INC/SS1/HLDV DIN/RP2	24	24	I/O	TTL/DIG	Digital I/O.
RA5			I	Analog	Analog Input 4.
AN4			I	Analog	SPI slave select input.
C1INC			I	TTL	Comparator 1 Input C.
SS1			I	Analog	High/Low-Voltage Detect input.
HLDV DIN			I/O	ST/DIG	Remappable Peripheral Pin 2 input/output.
RP2					
RA6 <sup>(1)</sup>					See the OSC2/CLKO/RA6 pin.
RA7 <sup>(1)</sup>					See the OSC1/CLKI/RA7 pin.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

DIG = Digital output

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/AN12/C3IND/INT0/RP3 RB0 AN12 C3IND INT0 RP3	9	8	I/O I I I I/O	TTL/DIG Analog Analog ST ST/DIG	Digital I/O. Analog Input 12. Comparator 3 Input D. External Interrupt 0. Remappable Peripheral Pin 3 input/output.
RB1/AN10/C3INC/PMBE/RTCC/ RP4 RB1 AN10 C3INC PMBE <sup>(2)</sup> RTCC RP4	10	9	I/O I I O O I/O	TTL/DIG Analog Analog DIG DIG ST/DIG	Digital I/O. Analog Input 10. Comparator 3 Input C. Parallel Master Port byte enable. Asynchronous serial transmit data output. Remappable Peripheral Pin 4 input/output.
RB2/AN8/C2INC/CTED1/PMA3/ REFO/RP5 RB2 AN8 C2INC CTED1 PMA3 <sup>(2)</sup> REFO RP5	11	10	I/O I I I O O I/O	TTL/DIG Analog Analog ST DIG DIG ST/DIG	Digital I/O. Analog Input 8. Comparator 2 Input C. CTMU Edge 1 input. Parallel Master Port address. Reference output clock. Remappable Peripheral Pin 5 input/output.
RB3/AN9/C3INA/CTED2/PMA2/ RP6 RB3 AN9 C3INA CTED2 PMA2 <sup>(2)</sup> RP6	12	11	I/O I I I O I/O	TTL/DIG Analog Analog ST DIG ST/DIG	Digital I/O. Analog Input 9. Comparator 3 Input A. CTMU Edge 2 input. Parallel Master Port address. Remappable Peripheral Pin 6 input/output.

**Legend:** TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

OD = Open-Drain (no P diode to VDD)

DIG = Digital output

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
RB4/CCP4/PMA1/KBI0/RP7 RB4 CCP4 <sup>(2)</sup> PMA1 <sup>(2)</sup>  KBI0 RP7	14 <sup>(3)</sup>	14 <sup>(3)</sup>	I/O I/O I/O	TTL/DIG ST/DIG ST/TTL/ DIG	PORTB (continued)  Digital I/O. Capture/Compare/PWM input/output. Parallel Master Port address.  Interrupt-on-change pin. Remappable Peripheral Pin 7 input/output.
RB5/CCP5/PMA0/KBI1/RP8 RB5 CCP5 PMA0 <sup>(2)</sup>  KBI1 RP8	15 <sup>(3)</sup>	15 <sup>(3)</sup>	I/O I/O I/O	TTL/DIG ST/DIG ST/TTL/ DIG	Digital I/O. Capture/Compare/PWM input/output. Parallel Master Port address.  Interrupt-on-change pin. Remappable Peripheral Pin 8 input/output.
RB6/CCP6/KBI2/PGC/RP9 RB6 CCP6 KBI2 PGC RP9	16 <sup>(3)</sup>	16 <sup>(3)</sup>	I/O I/O I I I/O	TTL/DIG ST/DIG TTL ST ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. ICSP™ clock input. Remappable Peripheral Pin 9 input/output.
RB7/CCP7/KBI3/PGD/RP10 RB7 CCP7 KBI3 PGD  RP10	17 <sup>(3)</sup>	17 <sup>(3)</sup>	I/O I/O I I/O	TTL/DIG ST/DIG TTL ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. Remappable Peripheral Pin 10 input/output.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

DIG = Digital output

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
RC0/T1OSO/T1CKI/RP11 RC0 T1OSO T1CKI RP11	34	32	I/O O I I/O	STDIG Analog ST ST/DIG	PORTC is a bidirectional I/O port.  Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Remappable Peripheral Pin 11 input/output.
RC1/CCP8/T1OSI/RP12 RC1 CCP8 T1OSI RP12	35	35	I/O I/O I I/O	ST/DIG ST/DIG Analog ST/DIG	Digital I/O. Capture/Compare/PWM input/output. Timer1 oscillator input. Remappable Peripheral Pin 12 input/output.
RC2/AN11/C2IND/CTPLS/RP13 RC2 AN11 C2IND CTPLS RP13	36	36	I/O I I O I/O	ST/DIG Analog Analog DIG ST/DIG	Digital I/O. Analog Input 11. Comparator 2 Input D. CTMU pulse generator output. Remappable Peripheral Pin 13 input/output.
RC3/SCK1/SCL1/RP14 RC3 SCK1 SCL1 RP14	37	37	I/O I/O I/O I/O	ST/DIG ST/DIG I <sup>2</sup> C ST/DIG	Digital I/O. SPI clock input/output. I <sup>2</sup> C clock input/output. Remappable Peripheral Pin 14 input/output.
RC4/SDI1/SDA1/RP15 RC4 SDI1 SDA1 RP15	42	42	I/O I I/O I/O	ST/DIG ST I <sup>2</sup> C ST/DIG	Digital I/O. SPI data input. I <sup>2</sup> C data input/output. Remappable Peripheral Pin 15 input/output.
RC5/SDO1/RP16 RC5 SDO1 RP16	43	43	I/O O I/O	ST/DIG DIG ST/DIG	Digital I/O. SPI data output. Remappable Peripheral Pin 16 input/output.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

DIG = Digital output

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open-Drain (no P diode to VDD)

I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

**Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
RC6/CCP9/PMA5/TX1/CK1/RP17	44 <sup>(3)</sup>	44 <sup>(3)</sup>	I/O	ST/DIG	PORTC (continued)
RC6			I/O	ST/DIG	Digital I/O.
CCP9			I/O	DIG	Capture/Compare/PWM input/output.
PMA5			O	ST/TTL/DIG	Parallel Master Port address.
TX1			I/O	ST/DIG	EUSART1 asynchronous transmit.
CK1			I/O	ST/DIG	EUSART1 synchronous clock (see related RX1/DT1).
RP17			I/O	ST/DIG	Remappable Peripheral Pin 17 input/output.
RC7/CCP10/PMA4/RX1/DT1/RP18	1 <sup>(3)</sup>	1 <sup>(3)</sup>	I/O	ST/DIG	Digital I/O.
RC7			I/O	ST/DIG	Capture/Compare/PWM input/output.
CCP10			I/O	ST/TTL/DIG	Parallel Master Port address.
PMA4			I	ST	EUSART1 asynchronous receive.
RX1			I/O	ST/DIG	EUSART Synchronous data (see related TX1/CK1).
DT1			I/O	ST/DIG	Remappable Peripheral Pin 18 input/output.
RP18			I/O	ST/DIG	

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output  
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input  
 I = Input O = Output  
 P = Power OD = Open-Drain (no P diode to VDD)  
 DIG = Digital output I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

- Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.  
**2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).  
**3:** 5.5V tolerant.

# PIC18F47J13 FAMILY

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		Pin Type	Buffer Type	Description
	44-QFN	44-TQFP			
RD0/PMD0/SCL2 RD0 PMD0 SCL2	38 <sup>(3)</sup>	38 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG I <sup>2</sup> C	PORTD is a bidirectional I/O port. Digital I/O. Parallel Master Port data. I <sup>2</sup> C data input/output.
RD1/PMD1/SDA2 RD1 PMD1 SDA2	39 <sup>(3)</sup>	39 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG I <sup>2</sup> C	Digital I/O. Parallel Master Port data. I <sup>2</sup> C data input/output.
RD2/PMD2/RP19 RD2 PMD2 RP19	40 <sup>(3)</sup>	40 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 19 input/output.
RD3/PMD3/RP20 RD3 PMD3 RP20	41 <sup>(3)</sup>	41 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 20 input/output.
RD4/PMD4/RP21 RD4 PMD4 RP21	2 <sup>(3)</sup>	2 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 21 input/output.
RD5/PMD5/RP22 RD5 PMD5 RP22	3 <sup>(3)</sup>	3 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 22 input/output.
RD6/PMD6/RP23 RD6 PMD6 RP23	4 <sup>(3)</sup>	4 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 23 input/output.
RD7/PMD7/RP24 RD7 PMD7 RP24	5 <sup>(3)</sup>	5 <sup>(3)</sup>	I/O I/O I/O	ST/DIG ST/TTL/ DIG ST/DIG	Digital I/O. Parallel Master Port data. Remappable Peripheral Pin 24 input/output.

**Legend:** TTL = TTL compatible input  
 ST = Schmitt Trigger input with CMOS levels  
 I = Input  
 P = Power  
 DIG = Digital output

CMOS = CMOS compatible input or output  
 Analog = Analog input  
 O = Output  
 OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C = Open-Drain, I<sup>2</sup>C specific

- Note 1:** RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.
- 2:** Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).
- 3:** 5.5V tolerant.