imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Low-Power, Low-Cost, General Purpose 16-Bit Flash Microcontrollers with XLP Technology

Power Management Modes:

- Run CPU, Flash, SRAM and Peripherals On
- Doze CPU Clock Runs Slower than Peripherals
- Idle CPU Off, SRAM and Peripherals On
- Sleep CPU, Flash and Peripherals Off and SRAM On
- Low-Power Consumption:
 - Run mode currents of 150 µA/MHz typical at 1.8V
 - Idle mode currents under 80 µA/MHz at 1.8V
 - Sleep mode currents as low as 30 nA at +25°C
 - Watchdog Timer as low as 210 nA at +25°C

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator:
- 4x PLL option
- Multiple divide options
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture (ISA):
 - 76 base instructions
 - Flexible addressing modes
- Linear Program Memory Addressing
- Linear Data Memory Addressing
- Two Address Generation Units (AGU) for Separate Read and Write Addressing of Data Memory

Peripheral Features:

- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Outputs on Digital I/O Pins
- Up to Three External Interrupt Sources
- Two 16-Bit Timer/Counters with Selectable Clock Sources
- Up to Two 8-Bit Timers/Counters with Programmable
 Prescalers
- Two Capture/Compare/PWM (CCP) modules:
- Modules automatically configure and drive I/O
- 16-bit Capture with max. resolution 40 ns
- 16-bit Compare with max. resolution 83.3 ns
- 1-bit to 10-bit PWM resolution
- Up to One Enhanced CCP module:
 - Backward compatible with CCP
 - 1, 2 or 4 PWM outputs
 - Programmable dead time
 - Auto-shutdown on external event
- Up to Two Master Synchronous Serial Port modules (MSSPs) with Two Modes of Operation:
 - 3-wire SPI (all four modes)
 - I²C[™] Master, Multi-Master and Slave modes and 7-Bit/10-Bit Addressing
- · Up to Two UART modules:
 - Supports RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
 - Two-byte transmit and receive FIFO buffers

			Memory	Peripherals							
Device	Pins	Flash Program (bytes)	Data (bytes)	Data EEPROM (bytes)	10-Bit A/D (ch)	Comparators	8/16-Bit Timers	CCP/ECCP	dSSM	UART w/Irda [®]	Ultra Low-Pow Wake-up
PIC24F16KL402	28	16K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL402	28	8K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F16KL401	20	16K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL401	20	8K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL302	28	8K	1024	256	_	2	2/2	2/1	2	2	Y
PIC24F08KL301	20	8K	1024	256	_	2	2/2	2/1	2	2	Y
PIC24F08KL201	20	8K	512	_	12	1	1/2	2/0	1	1	Y
PIC24F08KL200	14	8K	512	_	7	1	1/2	2/0	1	1	Y
PIC24F04KL101	20	4K	512	_	_	1	1/2	2/0	1	1	Y
PIC24F04KL100	14	4K	512	_	_	1	1/2	2/0	1	1	Y

Analog Features:

- 10-Bit, up to 12-Channel Analog-to-Digital (A/D) Converter:
 - 500 ksps conversion rate
- Conversion available during Sleep and Idle
- Dual Rail-to-Rail Analog Comparators with Programmable Input/Output Configuration
- On-Chip Voltage Reference

Special Microcontroller Features:

- Operating Voltage Range of 1.8V to 3.6V
- 10,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- 100,000 Erase/Write Cycle Endurance Data EEPROM, Typical
- Flash and Data EEPROM Data Retention: 40 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output

- Fail-Safe Clock Monitor (FSCM) Operation:
 - Detects clock failure and switches to on-chip, Low-Power RC (LPRC) oscillator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT):
 - Uses its own Low-Power RC oscillator
 - Windowed operating modes
 - Programmable period of 2 ms to 131s
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Emulation (ICE) via 2 Pins
- Programmable High/Low-Voltage Detect (HLVD)
- Programmable Brown-out Reset (BOR):
 - Configurable for software controlled operation and shutdown in Sleep mode
 - Selectable trip points (1.8V, 2.7V and 3.0V)
 - Low-power 2.0V POR re-arm

Pin Diagrams: PIC24FXXKL302/402



Pin Diagrams: PIC24FXXKL301/401



Pin Diagrams: PIC24FXXKL10X/20X



Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	21
3.0	CPU	25
4.0	Memory Organization	31
5.0	Flash Program Memory	47
6.0	Data EEPROM Memory	53
7.0	Resets	59
8.0	Interrupt Controller	65
9.0	Oscillator Configuration	95
10.0	Power-Saving Features	105
11.0	I/O Ports	111
12.0	Timer1	115
13.0	Timer2 Module	117
14.0	Timer3 Module	119
15.0	Timer4 Module	123
16.0	Capture/Compare/PWM (CCP) and Enhanced CCP Modules	125
17.0	Master Synchronous Serial Port (MSSP)	135
18.0	Universal Asynchronous Receiver Transmitter (UART)	149
19.0	10-Bit High-Speed A/D Converter	157
20.0	Comparator Module	167
21.0	Comparator Voltage Reference	171
22.0	High/Low-Voltage Detect (HLVD)	173
23.0	Special Features	175
24.0	Development Support	187
25.0	Instruction Set Summary	191
26.0	Electrical Characteristics	199
27.0	Packaging Information	225
Appe	ndix A: Revision History	251
Appe	ndix B: Migrating from PIC18/PIC24 to PIC24F16KL402	251
Index	(253
The I	Vicrochip Web Site	257
Custo	omer Change Notification Service	257
Custo	omer Support	257
Produ	uct Identification System	259

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24F04KL100
 PIC24F04KL101
- PIC24F08KL200 •
- PIC24F08KL201
- PIC24F08KL301PIC24F08KL401
- PIC24F08KL302
 PIC24F16KL401
- PIC24F08KL402 PIC24F16KL402

The PIC24F16KL402 family adds an entire range of economical, low pin count and low-power devices to Microchip's portfolio of 16-bit microcontrollers. Aimed at applications that require low-power consumption but more computational ability than an 8-bit platform can provide, these devices offer a range of tailored peripheral sets that allow the designer to optimize both price point and features with no sacrifice of functionality.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element Working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24F16KL402 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source, or the internal, Low-Power RC (LPRC) oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24F16KL402 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- Two Fast Internal Oscillators (FRCs): One with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the External Oscillator modes and the 8 MHz FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate Internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow, from the relatively simple, to the powerful and complex.

1.2 Other Special Features

- Communications: The PIC24F16KL402 family incorporates multiple serial communication peripherals to handle a range of application requirements. The MSSP module implements both SPI and I²C[™] protocols, and supports both Master and Slave modes of operation for each. Devices also include one of two UARTs with built-in IrDA[®] encoders/decoders.
- Analog Features: Select members of the PIC24F16KL402 family include a 10-bit A/D Converter module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

The comparator modules are configurable for a wide range of operations and can be used as either a single or double comparator module.

1.3 Details on Individual Family Members

Devices in the PIC24F16KL402 family are available in 14-pin, 20-pin and 28-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The PIC24F16KL402 family may be thought of as four different device groups, each offering a slightly different set of features. These differ from each other in multiple ways:

- · The size of the Flash program memory
- · The presence and size of data EEPROM
- The presence of an A/D Converter and the number of external analog channels available
- · The number of analog comparators
- · The number of general purpose timers
- The number and type of CCP modules (i.e., CCP vs. ECCP)
- The number of serial communications modules (both MSSPs and UARTs)

The general differences between the different sub-families are shown in Table 1-1. The feature sets for specific devices are summarized in Table 1-2 and Table 1-3.

A list of the individual pin features available on the PIC24F16KL402 family devices, sorted by function, is provided in Table 1-4 (for PIC24FXXKL40X/30X devices) and Table 1-5 (for PIC24FXXKL20X/10X devices). Note that these tables show the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1:	FEATURE COMPARISON FOR PIC24F16KL402 FAMILY GROUPS
------------	--

Device Group	Program Memory (bytes)	Data EEPROM (bytes)	Timers (8/16-bit)CCP and ECCP		Serial (MSSP/ UART)	A/D (channels)	Comparators
PIC24FXXKL10X	4K	_	1/2	2/0	1/1	—	1
PIC24FXXKL20X	8K	—	1/2	2/0	1/1	7 or 12	1
PIC24FXXKL30X	8K	256	2/2	2/1	2/2	—	2
PIC24FXXKL40X	8K or 16K	512	2/2	2/1	2/2	12	2

Features	PIC24F16KL402	PIC24F08KL402	PIC24F08KL302	PIC24F16KL401	PIC24F08KL401	PIC24F08KL301				
Operating Frequency	DC – 32 MHz									
Program Memory (bytes)	16K	8K	8K	16K	8K	8K				
Program Memory (instructions)	5632	2816	2816	5632	2816	2816				
Data Memory (bytes)	1024	1024	1024	1024	1024	1024				
Data EEPROM Memory (bytes)	512	512	256	512	512	256				
Interrupt Sources (soft vectors/NMI traps)	31 (27/4)	31 (27/4)	30 (26/4)	31 (27/4)	31 (27/4)	30 (26/4)				
I/O Ports	ſ	PORTA<7:0> PORTB<15:0;	>	PORTA<6:0> PORTB<15:12,9:7,4,2:0>						
Total I/O Pins		24		18						
Timers (8/16-bit)	2/2	2/2	2/2	2/2	2/2	2/2				
Capture/Compare/PWM modules:										
Total	3	3	3	3	3	3				
Enhanced CCP	1	1	1	1	1	1				
Input Change Notification Interrupt	23	23	23	17	17	17				
Serial Communications:										
UART	2	2	2	2	2	2				
MSSP	2	2	2	2	2	2				
10-Bit Analog-to-Digital Module (input channels)	12	12	—	12	12	_				
Analog Comparators	2	2	2	2	2	2				
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatc (PWRT, OST, PLL Lock)									
Instruction Set	76	Base Instruc	tions, Multiple	Addressing	Mode Variatio	ns				
Packages	28-Pin SI	DIP/SSOP/S	OIC/QFN	20-Pin F	DIP/SSOP/SO	DIC/QFN				

TABLE 1-2: DEVICE FEATURES FOR PIC24F16KL40X/30X DEVICES

	TABLE 1-3:	DEVICE FEATURES FOR THE PIC24F16KL20X/10X DEVICES
--	------------	---

Features	PIC24F08KL201	PIC24F04KL101	PIC24F08KL200	PIC24F04KL100				
Operating Frequency		DC – 32 MHz						
Program Memory (bytes)	8K	4K	8K	4K				
Program Memory (instructions)	2816	1408	2816	1408				
Data Memory (bytes)	512	512	512	512				
Data EEPROM Memory (bytes)	—			—				
Interrupt Sources (soft vectors/NMI traps)	27 (23/4)	26 (22/4)	27 (23/4)	26 (22/4)				
I/O Ports	PORT/ PORTB<15:	4<6:0> 12,9:7,4,2:0>	PORTA<5:0> PORTB<15:14,9:8,4,0>					
Total I/O Pins	1	7	12					
Timers (8/16-bit)	1/2	1/2	1/2	1/2				
Capture/Compare/PWM modules:								
Total	2	2	2	2				
Enhanced CCP	0	0	0	0				
Input Change Notification Interrupt	17	17	11	11				
Serial Communications:								
UART	1	1	1	1				
MSSP	1	1	1	1				
10-Bit Analog-to-Digital Module (input channels)	12	—	7	_				
Analog Comparators	1	1	1	1				
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)							
Instruction Set	76 Base	Instructions, Multiple	Addressing Mode \	/ariations				
Packages	20-Pin PDIP/SS	SOP/SOIC/QFN	14-Pin PD	IP/TSSOP				



		Pin N	umber						
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description		
AN0	2	19	2	27	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL30X		
AN1	3	20	3	28	I	ANA	family devices.		
AN2	4	1	4	1	I	ANA			
AN3	5	2	5	2	I	ANA			
AN4	6	3	6	3	Ι	ANA			
AN5	—	_	7	4	Ι	ANA			
AN9	18	15	26	23	Ι	ANA			
AN10	17	14	25	22	Ι	ANA			
AN11	16	13	24	21	I	ANA			
AN12	15	12	23	20	I	ANA			
AN13	7	4	9	6	I	ANA			
AN14	8	5	10	7	I	ANA			
AN15	9	6	11	8	I	ANA			
ASCL1	_	_	15	12	I/O	I ² C™	Alternate MSSP1 I ² C Clock Input/Output		
ASDA1	—	—	14	11	I/O	l ² C	Alternate MSSP1 I ² C Data Input/Output		
AVDD	20	17	28	25	I	ANA	Positive Supply for Analog modules		
AVss	19	16	27	24	I	ANA	Ground Reference for Analog modules		
CCP1	14	11	20	17	I/O	ST	CCP1/ECCP1 Capture Input/Compare and PWM Output		
CCP2	15	12	23	20	I/O	ST	CCP2 Capture Input/Compare and PWM Output		
CCP3	13	10	19	16	I/O	ST	CCP3 Capture Input/Compare and PWM Output		
C1INA	8	5	7	4	I	ANA	Comparator 1 Input A (+)		
C1INB	7	4	6	3	I	ANA	Comparator 1 Input B (-)		
C1INC	5	2	5	2	I	ANA	Comparator 1 Input C (+)		
C1IND	4	1	4	1	I	ANA	Comparator 1 Input D (-)		
C10UT	17	14	25	22	0	—	Comparator 1 Output		
C2INA	5	2	5	2	I	ANA	Comparator 2 Input A (+)		
C2INB	4	1	4	1	I	ANA	Comparator 2 Input B (-)		
C2INC	8	5	7	4	Ι	ANA	Comparator 2 Input C (+)		
C2IND	7	4	6	3	Ι	ANA	Comparator 2 Input D (-)		
C2OUT	14	11	20	17	0	—	Comparator 2 Output		
CLK I	7	4	9	6	Ι	ANA	Main Clock Input		
CLKO	8	5	10	7	0	_	System Clock Output		

TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer ANA = Analog level input/output

		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
CN0	10	7	12	9	I	ST	Interrupt-on-Change Inputs
CN1	9	6	11	8	I	ST	
CN2	2	19	2	27	Ι	ST	
CN3	3	20	3	28	Ι	ST	
CN4	4	1	4	1	Ι	ST	
CN5	5	2	5	2	Ι	ST	
CN6	6	3	6	3	I	ST	
CN7	—	—	7	4	Ι	ST	
CN8	14	11	20	17	Ι	ST	
CN9	—	—	19	16	I	ST	
CN11	18	15	26	23	Ι	ST	
CN12	17	14	25	22	Ι	ST	
CN13	16	13	24	21	I	ST	
CN14	15	12	23	20	Ι	ST	
CN15	—	—	22	19	Ι	ST	
CN16	—	—	21	18	I	ST	
CN21	13	10	18	15	Ι	ST	
CN22	12	9	17	14	Ι	ST	
CN23	11	8	16	13	I	ST	
CN24	—	—	15	12	Ι	ST	
CN27	—	—	14	11	Ι	ST	
CN29	8	5	10	7	I	ST	
CN30	7	4	9	6	Ι	ST	
CVREF	17	14	25	22	Ι	ANA	Comparator Voltage Reference Output
CVREF+	2	19	2	27	I	ANA	Comparator Reference Positive Input Voltage
CVREF-	3	20	3	28	Ι	ANA	Comparator Reference Negative Input Voltage
FLT0	17	14	25	22	I	ST	ECCP1 Enhanced PWM Fault Input
HLVDIN	15	12	23	20	Ι	ST	High/Low-Voltage Detect Input
INT0	11	8	16	13	Ι	ST	Interrupt 0 Input
INT1	17	14	25	22	Ι	ST	Interrupt 1 Input
INT2	14	11	20	17	Ι	ST	Interrupt 2 Input
MCLR	1	18	1	26	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	7	4	9	6	I	ANA	Main Oscillator Input
OSCO	8	5	10	7	0	ANA	Main Oscillator Output
P1A	14	11	20	17	0	_	ECCP1 Output A (Enhanced PWM Mode)
P1B	5	2	21	18	0		ECCP1 Output B (Enhanced PWM Mode)
P1C	4	1	22	19	0		ECCP1 Output C (Enhanced PWM Mode)
P1D	16	13	18	15	0	_	ECCP1 Output D (Enhanced PWM Mode)

TABLE 1-4. PIC24E16KI 40X/30X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
PGEC1	5	2	5	2	I/O	ST	ICSP™ Clock 1
PCED1	4	1	4	1	I/O	ST	ICSP Data 1
PGEC2	2	19	22	19	I/O	ST	ICSP Clock 2
PGED2	3	20	21	18	I/O	ST	ICSP Data 2
PGEC3	10	7	15	12	I/O	ST	ICSP Clock 3
PGED3	9	6	14	11	I/O	ST	ICSP Data 3
RA0	2	19	2	27	I/O	ST	PORTA Pins
RA1	3	20	3	28	I/O	ST	
RA2	7	4	9	6	I/O	ST	
RA3	8	5	10	7	I/O	ST	
RA4	10	7	12	9	I/O	ST	
RA5	1	18	1	26	Ι	ST	
RA6	14	11	20	17	I/O	ST	
RA7		—	19	16	I/O	ST	
RB0	4	1	4	1	I/O	ST	PORTB Pins
RB1	5	2	5	2	I/O	ST	
RB2	6	3	6	3	I/O	ST	
RB3	_	—	7	4	I/O	ST	
RB4	9	6	11	8	I/O	ST	
RB5	_	_	14	11	I/O	ST	
RB6	_	_	15	12	I/O	ST	
RB7	11	8	16	13	I/O	ST	
RB8	12	9	17	14	I/O	ST	
RB9	13	10	18	15	I/O	ST	
RB10	_	_	21	18	I/O	ST	
RB11		_	22	19	I/O	ST	
RB12	15	12	23	20	I/O	ST	
RB13	16	13	24	21	I/O	ST	
RB14	17	14	25	22	I/O	ST	
RB15	18	15	26	23	I/O	ST	
REFO	18	15	26	23	0		Reference Clock Output
SCK1	15	12	22	19	I/O	ST	MSSP1 SPI Serial Input/Output Clock
SCK2	18	15	14	11	I/O	ST	MSSP2 SPI Serial Input/Output Clock
SCL1	12	9	17	14	I/O	l ² C	MSSP1 I ² C Clock Input/Output
SCL2	18	15	7	4	I/O	l ² C	MSSP2 I ² C Clock Input/Output
SCLKI	10	7	12	9	- I	ST	Digital Secondary Clock Input
SDA1	13	10	18	15	I/O	l ² C	MSSP1 I ² C Data Input/Output
SDA2	2	19	2	27	I/O	l ² C	MSSP2 I ² C Data Input/Output
SDI1	17	14	21	18	I	ST	MSSP1 SPI Serial Data Input
SDI2	2	19	19	16	I	ST	MSSP2 SPI Serial Data Input
SDO1	16	13	24	21	0	—	MSSP1 SPI Serial Data Output
SDO2	3	20	15	12	0	—	MSSP2 SPI Serial Data Output
Legend: T	TL = TTL ir	nput buffer				ST = Schn	nitt Trigger input buffer

TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

I²C = I²C[™]/SMBus input buffer

		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
SOSCI	9	6	11	8	I	ANA	Secondary Oscillator Input
SOSCO	10	7	12	9	0	ANA	Secondary Oscillator Output
SS1	12	9	26	23	0	_	SPI1 Slave Select
SS2	15	12	23	20	0	_	SPI2 Slave Select
T1CK	13	10	18	15	I	ST	Timer1 Clock
T3CK	18	15	26	23	I	ST	Timer3 Clock
T3G	6	3	6	3	I	ST	Timer3 External Gate Input
U1CTS	12	9	17	14	I	ST	UART1 Clear-to-Send Input
U1RTS	13	10	18	15	0	—	UART1 Request-to-Send Output
U1RX	6	3	6	3	Ι	ST	UART1 Receive
U1TX	11	8	16	13	0	_	UART1 Transmit
U2CTS	10	7	12	9	Ι	ST	UART2 Clear-to-Send Input
U2RTS	9	6	11	8	0	—	UART2 Request-to-Send Output
U2RX	5	2	5	2	I	ST	UART2 Receive
U2TX	4	1	4	1	0	-	UART2 Transmit
ULPWU	4	1	4	1	Ι	ANA	Ultra Low-Power Wake-up Input
VDD	20	17	13, 28	10, 25	Р	-	Positive Supply for Peripheral Digital Logic and I/O Pins
VREF+	2	19	2	27	Ι	ANA	A/D Reference Voltage Input (+)
VREF-	3	20	3	28	Ι	ANA	A/D Reference Voltage Input (-)
Vss	19	16	8, 27	5, 24	Р	—	Ground Reference for Logic and I/O Pins

TTL = TTL input buffer Legend:

ANA = Analog level input/output

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS

	Pin Number					
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description
AN0	2	19	2	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL10X
AN1	3	20	3	I	ANA	family devices.
AN2	4	1		I	ANA	
AN3	5	2		I	ANA	
AN4	6	3		I	ANA	
AN9	18	15	12	Ι	ANA	
AN10	17	14	11	Ι	ANA	
AN11	16	13	_	I	ANA	_
AN12	15	12	_	I	ANA	_
AN13	7	4	4	I	ANA	_
AN14	8	5	5	I	ANA	
AN15	9	6	6	I	ANA	
AVDD	20	17	14	I	ANA	Positive Supply for Analog modules
AVss	19	16	13	I	ANA	Ground Reference for Analog modules
CCP1	14	11	10	I/O	ST	CCP1 Capture Input/Compare and PWM Output
CCP2	15	12	9	I/O	ST	CCP2 Capture Input/Compare and PWM Output
C1INA	8	5	5	I	ANA	Comparator 1 Input A (+)
C1INB	7	4	4	I	ANA	Comparator 1 Input B (-)
C1INC	5	2	_	I	ANA	Comparator 1 Input C (+)
C1IND	4	1		I	ANA	Comparator 1 Input D (-)
C1OUT	17	14	11	0	—	Comparator 1 Output
CLK I	7	4	9	I	ANA	Main Clock Input
CLKO	8	5	10	0		System Clock Output
CN0	10	7	7	I	ST	Interrupt-on-Change Inputs
CN1	9	6	6	I	ST	
CN2	2	19	2	I	ST	
CN3	3	20	3	I	ST	
CN4	4	1		I	ST	
CN5	5	2	—		ST	-
CN6	6	3	_	I	ST	-
CN8	14	11	10		ST	-
CN9					ST	-
CN11	18	15	12		ST	-
CN12	17	14	11		ST	-
CN13	16	13			ST	4
CN14	15	12			ST	4
CN21	13	10	9		ST	4
CN22	12	9	8		ST	4
CN23	11	8	_		ST	4
CN29	8	5	5		ST	4
CN30	7	4	4		ST	

Legend: TTL = TTL input buffer ANA = Analog level input/output

		Pin Number				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description
CVREF	17	14	11	I	ANA	Comparator Voltage Reference Output
CVREF+	2	19	2	I	ANA	Comparator Reference Positive Input Voltage
CVREF-	3	20	3	I	ANA	Comparator Reference Negative Input Voltage
HLVDIN	15	12	6	I	ST	High/Low-Voltage Detect Input
INT0	11	8	12	I	ST	Interrupt 0 Input
INT1	17	14	11	I	ST	Interrupt 1 Input
INT2	14	11	10	I	ST	Interrupt 2 Input
MCLR	1	18	1	Ι	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	7	4	4	I	ANA	Main Oscillator Input
OSCO	8	5	5	0	ANA	Main Oscillator Output
PGEC1	5	2		I/O	ST	ICSP™ Clock 1
PCED1	4	1	_	I/O	ST	ICSP Data 1
PGEC2	2	19	2	I/O	ST	ICSP Clock 2
PGED2	3	20	3	I/O	ST	ICSP Data 2
PGEC3	10	7	7	I/O	ST	ICSP Clock 3
PGED3	9	6	6	I/O	ST	ICSP Data 3
RA0	2	19	2	I/O	ST	PORTA Pins
RA1	3	20	3	I/O	ST	
RA2	7	4	4	I/O	ST	
RA3	8	5	5	I/O	ST	
RA4	10	7	7	I/O	ST	
RA5	1	18	1	Ι	ST	
RA6	14	11	10	I/O	ST	
RB0	4	1	_	I/O	ST	PORTB Pins
RB1	5	2	_	I/O	ST	
RB2	6	3	—	I/O	ST	
RB4	9	6	6	I/O	ST	
RB7	11	8	_	I/O	ST	
RB8	12	9	8	I/O	ST	
RB9	13	10	9	I/O	ST	
RB12	15	12	—	I/O	ST	
RB13	16	13	—	I/O	ST	
RB14	17	14	11	I/O	ST	
RB15	18	15	12	I/O	ST	
REFO	18	15	12	0	—	Reference Clock Output

TABLE 1-5:	PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED))

Legend: TTL = TTL input buffer ANA = Analog level input/output

	Pin Number					
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description
SCK1	15	12	8	I/O	ST	MSSP1 SPI Serial Input/Output Clock
SCL1	12	9	8	I/O	I ² C	MSSP1 I ² C Clock Input/Output
SCLKI	10	7	12	I	ST	Digital Secondary Clock Input
SDA1	13	10	9	I/O	l ² C	MSSP1 I ² C Data Input/Output
SDI1	17	14	11	I	ST	MSSP1 SPI Serial Data Input
SDO1	16	13	9	0	—	MSSP1 SPI Serial Data Output
SOSCI	9	6	11	I	ANA	Secondary Oscillator Input
SOSCO	10	7	12	0	ANA	Secondary Oscillator Output
SS1	12	9	12	0	_	SPI1 Slave Select
T1CK	13	10	9	I	ST	Timer1 Clock
ТЗСК	18	15	12	I	ST	Timer3 Clock
T3G	6	3	11	I	ST	Timer3 External Gate Input
U1CTS	12	9	8	I	ST	UART1 Clear-to-Send Input
U1RTS	13	10	9	0	_	UART1 Request-to-Send Output
U1RX	6	3	12	I	ST	UART1 Receive
U1TX	11	8	11	0	_	UART1 Transmit
ULPWU	3	1	3	I	ANA	Ultra Low-Power Wake-up Input
Vdd	20	17	14	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins
VREF+	2	19	2	Ι	ANA	A/D Reference Voltage Input (+)
VREF-	3	20	3	Ι	ANA	A/D Reference Voltage Input (-)
Vss	19	16	13	Р	—	Ground Reference for Logic and I/O Pins

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24F16KL402 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
 (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.4 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin Input Voltage High (VIH) and Input Voltage Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx) pins, programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 24.0 "Development Support**".

2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

FIGURE 2-3:

3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"CPU"** (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by a 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete, but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme, with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 Programmer's Model

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.