

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PIC24FJ256GA110 Family Data Sheet

64/80/100-Pin, 16-Bit, General Purpose Flash Microcontrollers with Peripheral Pin Select

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-670-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949:2002 ===



64/80/100-Pin, 16-Bit, General Purpose Flash Microcontrollers with Peripheral Pin Select

Power Management:

- · On-Chip 2.5V Voltage Regulator
- · Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run mode: 1 mA/MIPS, 2.0V Typical
- Standby Current with 32 kHz Oscillator: 2.6 μA, 2.0V Typical

High-Performance CPU:

- · Modified Harvard Architecture
- · Up to 16 MIPS Operation at 32 MHz
- · 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- · 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, Up to 12 Mbytes
- · Linear Data Memory Addressing, Up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Analog Features:

- 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
 - Conversions available in Sleep mode
- Three Analog Comparators with Programmable Input/ Output Configuration
- · Charge Time Measurement Unit (CTMU)

Peripheral Features:

- · Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals at run time
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
 - Up to 46 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three I²C[™] modules support Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
- Supports RS-485, RS-232, LIN/J2602 protocols and $\mathrm{IrDA}^{\circledR}$
- On-chip hardware encoder/decoder for IrDA
- Auto-wake-up and Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
- · Five 16-Bit Timers/Counters with Programmable Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
 - Up to 16 address pins
 - Programmable polarity on control lines
- · Hardware Real-Time Clock/Calendar (RTCC):
- Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- Up to 5 External Interrupt Sources


		ŝ	<u> </u>		Rema	ppable	Periph	erals			<u>-</u>	(0			
PIC24FJ Device	Pins	Program Memory (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA [®]	SPI	I ² Стм	10-Bit A/D (ch)	Comparators	dSd/dWd	JTAG	СТМО
64GA106	64	64K	16K	31	5	9	9	4	3	3	16	3	Υ	Υ	Υ
128GA106	64	128K	16K	31	5	9	9	4	3	3	16	3	Υ	Υ	Υ
192GA106	64	192K	16K	31	5	9	9	4	3	3	16	3	Υ	Υ	Υ
256GA106	64	256K	16K	31	5	9	9	4	3	3	16	3	Y	Υ	Υ
64GA108	80	64K	16K	42	5	9	9	4	3	3	16	3	Υ	Υ	Υ
128GA108	80	128K	16K	42	5	9	9	4	3	3	16	3	Y	Υ	Υ
192GA108	80	192K	16K	42	5	9	9	4	3	3	16	3	Υ	Υ	Υ
256GA108	80	256K	16K	42	5	9	9	4	3	3	16	3	Υ	Υ	Υ
64GA110	100	64K	16K	46	5	9	9	4	3	3	16	3	Υ	Υ	Υ
128GA110	100	128K	16K	46	5	9	9	4	3	3	16	3	Υ	Υ	Υ
192GA110	100	192K	16K	46	5	9	9	4	3	3	16	3	Υ	Υ	Υ
256GA110	100	256K	16K	46	5	9	9	4	3	3	16	3	Υ	Υ	Υ


Special Microcontroller Features:

- · Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- · Configurable Open-Drain Outputs on Digital I/O
- High-Current Sink/Source (18 mA/18 mA) on all I/O
- Selectable Power Management modes:
 - Sleep, Idle and Doze modes with fast wake-up
- · Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip FRC oscillator
- · On-Chip LDO Regulator

- Power-on Reset (POR), Power-up Timer (PWRT). Low-Voltage Detect (LVD) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming™ (ICSP™) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support
- Brown-out Reset (BOR)
- Flash Program Memory:
- 10,000 erase/write cycle endurance (minimum)
- 20-year data retention minimum
- Selectable write protection boundary
- Write protection option for Flash Configuration Words

Pin Diagram (64-Pin TQFP and QFN⁽¹⁾)





Pin Diagram (100-Pin TQFP)




Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	23
3.0	CPU	
4.0	Memory Organization	35
5.0	Flash Program Memory	57
6.0	Resets	65
7.0	Interrupt Controller	71
8.0	Oscillator Configuration	115
9.0	Power-Saving Features	125
10.0	I/O Ports	127
11.0	Timer1	155
12.0	Timer2/3 and Timer4/5	157
13.0	Input Capture with Dedicated Timer	163
14.0	Output Compare with Dedicated Timer	167
15.0	Serial Peripheral Interface (SPI)	175
16.0	Inter-Integrated Circuit (I ² C™)	185
	Universal Asynchronous Receiver Transmitter (UART)	
18.0	Parallel Master Port (PMP)	201
19.0	Real-Time Clock and Calendar (RTCC)	211
	Programmable Cyclic Redundancy Check (CRC) Generator	
21.0	10-Bit High-Speed A/D Converter	225
22.0	Triple Comparator Module	235
23.0	Comparator Voltage Reference	239
24.0	Charge Time Measurement Unit (CTMU)	241
	Special Features	
	Instruction Set Summary	
27.0	Development Support	265
	Electrical Characteristics	
29.0	Packaging Information	305
Appe	endix A: Revision History	319
 Index		321
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
	uct Identification System	329

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GA106
- PIC24FJ64GA110
- PIC24FJ128GA106
- PIC24FJ128GA110
- PIC24FJ192GA106
- PIC24FJ192GA110
- PIC24FJ256GA106
- PIC24FJ256GA110
- PIC24FJ64GA108
- PIC24FJ128GA108
- PIC24FJ192GA108
- PIC24FJ256GA108

This family expands on the existing line of Microchip's 16-bit general purpose microcontrollers, combining enhanced computational performance with an expanded and highly configurable peripheral feature set. The PIC24FJ256GA110 family provides a new platform for high-performance applications, which have outgrown their 8-bit platforms, but don't require the power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as 'C'
- · Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ256GA110 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

 On-the-Fly Clock Switching: The device clock can be changed under software control to the Timer1 source or the internal, low-power RC Oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ256GA110 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier available to the external oscillator modes and the FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 and PIC32 families, and shares some compatibility with the pinout schema for PIC18 and dsPIC30 devices. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- Peripheral Pin Select: The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ256GA110 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent I²C™ modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select (PPS) feature, four independent UARTs with built-in IrDA® encoder/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GA110 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- CTMU Interface: In addition to their other analog features, members of the PIC24FJ256GA110 family include the brand new CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors
- Parallel Master Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up the timer resources and program memory space for the use of the core application.

1.3 Details on Individual Family Members

Devices in the PIC24FJ256GA110 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in four ways:

- Flash program memory (64 Kbytes for PIC24FJ64GA1 devices, 128 Kbytes for PIC24FJ128GA1 devices, 192 Kbytes for PIC24FJ192GA1 devices and 256 Kbytes for PIC24FJ256GA1 devices).
- 2. Available I/O pins and ports (53 pins on 6 ports for 64-pin devices, 69 pins on 7 ports for 80-pin devices and 85 pins on 7 ports for 100-pin devices).
- Available Interrupt-on-Change Notification (ICN) inputs (same as the number of available I/O pins for all devices).
- Available remappable pins (31 pins on 64-pin devices, 42 pins on 80-pin devices and 46 pins on 100-pin devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ256GA110 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 64-PIN DEVICES

Features	PIC24FJ64GA106	PIC24FJ128GA106	PIC24FJ192GA106	PIC24FJ256GA106					
Operating Frequency		DC – 3	32 MHz						
Program Memory (bytes)	64K	128K	192K	256K					
Program Memory (instructions)	22,016	44,032	67,072	87,552					
Data Memory (bytes)		16,	384						
Interrupt Sources (soft vectors/NMI traps)	66 (62/4)								
I/O Ports		Ports B, C	, D, E, F, G						
Total I/O Pins		5	3						
Remappable Pins		31 (29 I/O,	2 input only)						
Timers:									
Total Number (16-bit)		5	(1)						
32-Bit (from paired 16-bit timers)			2						
Input Capture Channels		•	(1)						
Output Compare/PWM Channels	9(1)								
Input Change Notification Interrupt	53								
Serial Communications:									
UART		-	(1)						
SPI (3-wire/4-wire)		3	(1)						
I ² C™	3								
Parallel Communications (PMP/PSP)		Y	es						
JTAG Boundary Scan		Y	es						
10-Bit Analog-to-Digital Module (input channels)		1	6						
Analog Comparators		;	3						
CTMU Interface	Yes								
Resets (and delays)		REPEAT Instruction, OST, PLL Lock)							
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations								
Packages	64-Pin TQFP								

Note 1: Peripherals are accessible through remappable pins.

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 80-PIN DEVICES

Features	PIC24FJ64GA108	PIC24FJ128GA108	PIC24FJ192GA108	PIC24FJ256GA108					
Operating Frequency		DC – 3	32 MHz						
Program Memory (bytes)	64K	128K	192K	256K					
Program Memory (instructions)	22,016	44,032	67,072	87,552					
Data Memory (bytes)		16,	384						
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)						
I/O Ports	Ports A, B, C, D, E, F, G								
Total I/O Pins		6	9						
Remappable Pins		42 (31 I/O, 1	11 input only)						
Timers: Total Number (16-bit)			(1)						
32-Bit (from paired 16-bit timers)			2						
Input Capture Channels	9 ⁽¹⁾ 9 ⁽¹⁾								
Output Compare/PWM Channels		9							
Input Change Notification Interrupt	69								
Serial Communications:									
UART	4 ⁽¹⁾								
SPI (3-wire/4-wire)	3 ⁽¹⁾								
I ² C™	3								
Parallel Communications (PMP/PSP)	Yes								
JTAG Boundary Scan		Y	es						
10-Bit Analog-to-Digital Module (input channels)	16								
Analog Comparators		;	3						
CTMU Interface		Y	es						
Resets (and delays)		OR, RESET Instruction truction, Hardware Tra (PWRT, OS							
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations								
Packages		80-Pin	TQFP						

Note 1: Peripherals are accessible through remappable pins.

TABLE 1-3: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 100-PIN DEVICES

Features	PIC24FJ64GA110	PIC24FJ128GA110	PIC24FJ192GA110	PIC24FJ256GA110					
Operating Frequency		DC - 3	32 MHz						
Program Memory (bytes)	64K	128K	192K	256K					
Program Memory (instructions)	22,016	44,032	67,072	87,552					
Data Memory (bytes)		16,	384						
Interrupt Sources (soft vectors/NMI traps)	66 (62/4)								
I/O Ports		Ports A, B,	C, D, E, F, G						
Total I/O Pins		3	35						
Remappable Pins		46 (32 I/O, 1	14 input only)						
Timers:									
Total Number (16-bit)		5	(1)						
32-Bit (from paired 16-bit timers)			2						
Input Capture Channels		9	(1)						
Output Compare/PWM Channels	9(1)								
Input Change Notification Interrupt		3	35						
Serial Communications:									
UART		4	(1)						
SPI (3-wire/4-wire)	3(1)								
I ² C™	3								
Parallel Communications (PMP/PSP)	Yes								
JTAG Boundary Scan		Y	es						
10-Bit Analog-to-Digital Module (input channels)		1	6						
Analog Comparators			3						
CTMU Interface		Y	es						
Resets (and delays)		OR, RESET Instruction struction, Hardware Tra (PWRT, OS							
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations								
Packages		100-Pin TQFP							

Note 1: Peripherals are accessible through remappable pins.




TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS

ASDA2 — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input D. C2IND 4 6 10 I ANA Comparator 2 Input D. C2INA 13 17 22 I ANA Comparator 2 Input B. C2INB 14 18 23 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input C. C3IND <td< th=""><th></th><th colspan="2">Pin Number</th><th></th><th></th><th></th><th></th></td<>		Pin Number					
AN1	Function				I/O		Description
AN2	AN0	16	20	25	I	ANA	A/D Analog Inputs.
AN3	AN1	15	19	24	I	ANA	
AN4	AN2	14	18	23	I	ANA	
AN5	AN3	13	17	22	I	ANA	
AN6	AN4	12	16	21	I	ANA	
AN7 18 22 27 I ANA AN8 21 27 32 I ANA AN9 22 28 33 I ANA AN10 23 29 34 I ANA AN11 24 30 35 I ANA AN12 27 33 41 I ANA AN13 28 34 42 I ANA AN14 29 35 43 I ANA AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. AVSD 19 25 30 P — Positive Supply for Analog modules. C1INA 11 15 20 1 ANA Comparator Input	AN5	11	15	20	I	ANA	
ANB	AN6	17	21	26	I	ANA	
AN9	AN7	18	22	27	I	ANA	
AN10	AN8	21	27	32	I	ANA	
AN11 24 30 35 I ANA AN12 27 33 41 I ANA AN13 28 34 42 I ANA AN14 29 35 43 I ANA AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 66 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1IND 4 6 10 I ANA Comparator 1 Input C. <tr< td=""><td>AN9</td><td>22</td><td>28</td><td>33</td><td>I</td><td>ANA</td><td></td></tr<>	AN9	22	28	33	I	ANA	
AN12 27 33 41 I ANA AN13 28 34 42 I ANA AN14 29 35 43 I ANA AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comp	AN10	23	29	34	I	ANA	
AN13 28 34 42 I ANA AN14 29 35 43 I ANA AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input D. C2IND 4 6 10 I ANA Comparator 2 Input D. C2INB 14 18 23 I	AN11	24	30	35	I	ANA	
AN14 29 35 43 I ANA AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 2 Input C. C1IND 4 6 10 I ANA Comparator 2 Input B. C2INA 13 17 22 I ANA Comparator 2 Input B. C2INB 14 18 <td>AN12</td> <td>27</td> <td>33</td> <td>41</td> <td>I</td> <td>ANA</td> <td></td>	AN12	27	33	41	I	ANA	
AN15 30 36 44 I ANA ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input D. C2IND 4 6 10 I ANA Comparator 2 Input D. C2INB 14 18 23 I ANA Comparator 2 Input D. C3INC 8 10 14 I ANA Comparator 2 Input D. C3INB	AN13	28	34	42	I	ANA	
ASCL2 — — 66 I/O I²C Alternate I2C2 Synchronous Serial Clock Input/Output. ASDA2 — — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input D. C2IND 4 6 10 I ANA Comparator 2 Input D. C2INA 13 17 22 I ANA Comparator 2 Input B. C2INB 14 18 23 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D.	AN14	29	35	43	I	ANA	
ASDA2 — 67 I/O I²C Alternate I2C2 Data Input/Output. AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 2 Input D. C2INA 13 17 22 I ANA Comparator 2 Input B. C2INB 14 18 23 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3IND <td< td=""><td>AN15</td><td>30</td><td>36</td><td>44</td><td>I</td><td>ANA</td><td></td></td<>	AN15	30	36	44	I	ANA	
AVDD 19 25 30 P — Positive Supply for Analog modules. AVSS 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 2 Input D. C2INA 13 17 22 I ANA Comparator 2 Input B. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	ASCL2	_	_	66	I/O	I ² C	Alternate I2C2 Synchronous Serial Clock Input/Output.
AVss 20 26 31 P — Ground Reference for Analog modules. C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3INB 54 68 83 I ANA Comparator 3 Input B. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	ASDA2	_	_	67	I/O	I ² C	Alternate I2C2 Data Input/Output.
C1INA 11 15 20 I ANA Comparator 1 Input A. C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3INB 54 68 83 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 <	AVDD	19	25	30	Р	_	Positive Supply for Analog modules.
C1INB 12 16 21 I ANA Comparator 1 Input B. C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3INB 54 68 83 I ANA Comparator 3 Input C. C3INC 48 60 74 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	AVss	20	26	31	Р	_	Ground Reference for Analog modules.
C1INC 5 7 11 I ANA Comparator 1 Input C. C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 3 Input D. C3INA 55 69 84 I ANA Comparator 3 Input B. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C1INA	11	15	20	I	ANA	Comparator 1 Input A.
C1IND 4 6 10 I ANA Comparator 1 Input D. C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 2 Input D. C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C1INB	12	16	21	I	ANA	Comparator 1 Input B.
C2INA 13 17 22 I ANA Comparator 2 Input A. C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 2 Input D. C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C1INC	5	7	11	I	ANA	Comparator 1 Input C.
C2INB 14 18 23 I ANA Comparator 2 Input B. C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 2 Input D. C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C1IND	4	6	10	I	ANA	Comparator 1 Input D.
C2INC 8 10 14 I ANA Comparator 2 Input C. C2IND 6 8 12 I ANA Comparator 2 Input D. C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C2INA	13	17	22	I	ANA	Comparator 2 Input A.
C2IND 6 8 12 I ANA Comparator 2 Input D. C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C2INB	14	18	23	I	ANA	Comparator 2 Input B.
C3INA 55 69 84 I ANA Comparator 3 Input A. C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C2INC	8	10	14	I	ANA	Comparator 2 Input C.
C3INB 54 68 83 I ANA Comparator 3 Input B. C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C2IND	6	8	12	I	ANA	Comparator 2 Input D.
C3INC 48 60 74 I ANA Comparator 3 Input C. C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C3INA	55	69	84	I	ANA	Comparator 3 Input A.
C3IND 47 59 73 I ANA Comparator 3 Input D. CLKI 39 49 63 I ANA Main Clock Input Connection.	C3INB	54	68	83	I	ANA	Comparator 3 Input B.
CLKI 39 49 63 I ANA Main Clock Input Connection.	C3INC	48	60		I	ANA	Comparator 3 Input C.
	C3IND	47	59	73	I	ANA	Comparator 3 Input D.
CLKO 40 50 64 O — System Clock Output	CLKI	39	49	63	I	ANA	Main Clock Input Connection.
Ozito is so of o oystom stock output.	CLKO	40	50	64	0		System Clock Output.

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

	-4: PIC24FJ256GA110 FAMI Pin Number				SCRIPTIONS (CONTINUED)	
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
CN0	48	60	74	I	ST	Interrupt-on-Change Inputs.
CN1	47	59	73	I	ST	
CN2	16	20	25	I	ST	
CN3	15	19	24	I	ST	
CN4	14	18	23	I	ST	
CN5	13	17	22	I	ST	
CN6	12	16	21	I	ST	
CN7	11	15	20	I	ST	
CN8	4	6	10	I	ST	
CN9	5	7	11	I	ST	
CN10	6	8	12	I	ST	
CN11	8	10	14	I	ST	
CN12	30	36	44	I	ST	
CN13	52	66	81	I	ST	
CN14	53	67	82	I	ST	
CN15	54	68	83	I	ST	
CN16	55	69	84	I	ST	
CN17	31	39	49	I	ST	
CN18	32	40	50	I	ST	
CN19	_	65	80	I	ST	
CN20	_	37	47	I	ST	
CN21	_	38	48	I	ST	
CN22	40	50	64	I	ST	
CN23	39	49	63	I	ST	
CN24	17	21	26	I	ST	
CN25	18	22	27	I	ST	
CN26	21	27	32	I	ST	
CN27	22	28	33	I	ST	
CN28	23	29	34	I	ST	
CN29	24	30	35	I	ST	
CN30	27	33	41	I	ST	
CN31	28	34	42	I	ST	
CN32	29	35	43	I	ST	
CN33	_		17	I	ST	
CN34	_	_	38	I	ST	
CN35	_	_	58	I	ST	
CN36	_	_	59	I	ST	
CN37	_	_	60	I	ST	
CN38	_	_	61	I	ST	
CN39	_	_	91	I	ST	
CN40	_	_	92	I	ST	
CN41	_	23	28	I	ST	
CN42	_	24	29	I	ST	

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Function CN43 CN44	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin	1/0	Input	
	_		TQFP	I/O Buffer	Description	
CN44		52	66	Ι	ST	Interrupt-on-Change Inputs.
	_	53	67	I	ST	
CN45	_	4	6	I	ST	
CN46	_	_	7	I	ST	
CN47	_	5	8	I	ST	
CN48	_	_	9	I	ST	
CN49	46	58	72	I	ST	
CN50	49	61	76	I	ST	
CN51	50	62	77	I	ST	
CN52	51	63	78	I	ST	
CN53	42	54	68	I	ST	
CN54	43	55	69	I	ST	
CN55	44	56	70	I	ST	
CN56	45	57	71	I	ST	
CN57	_	64	79	I	ST	
CN58	60	76	93	I	ST	
CN59	61	77	94	I	ST	
CN60	62	78	98	I	ST	
CN61	63	79	99	I	ST	
CN62	64	80	100	I	ST	
CN63	1	1	3	I	ST	
CN64	2	2	4	I	ST	
CN65	3	3	5	I	ST	
CN66	_	13	18	I	ST	
CN67	_	14	19	I	ST	
CN68	58	72	87	I	ST	
CN69	59	73	88	I	ST	
CN70	34	42	52	I	ST	
CN71	33	41	51	I	ST	
CN72	35	45	55	I	ST	
CN73	_	44	54	I	ST	
CN74	_	43	53	I	ST	
CN75	_	_	40	I	ST	
CN76	_	_	39	I	ST	
CN77	_	75	90	I	ST	
CN78		74	89	I	ST	
CN79	_	_	96	I	ST	
CN80		_	97	I	ST	
CN81	_	_	95	I	ST	
CN82	_	_	1	I	ST	
CN83	37	47	57	I	ST	
CN84 Legend:	36 TTL = TTL inp	46	56	I	ST	Schmitt Trigger input buffer

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

	Pin Number			Innut		
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
CTED1	28	34	42	I	ANA	CTMU External Edge Input 1.
CTED2	27	33	41	I	ANA	CTMU External Edge Input 2.
CTPLS	29	35	43	0	_	CTMU Pulse Output.
CVREF	23	29	34	0	_	Comparator Voltage Reference Output.
ENVREG	57	71	86	I	ST	Voltage Regulator Enable.
INT0	35	45	55	I	ST	External Interrupt Input.
MCLR	7	0	13	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	39	49	63	I	ANA	Main Oscillator Input Connection.
osco	40	50	64	0	ANA	Main Oscillator Output Connection.
PGEC1	15	19	24	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock.
PGED1	16	20	25	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PGEC2	17	21	26	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.
PGED2	18	22	27	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PGEC3	11	15	20	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.
PGED3	12	16	21	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PMA0	30	36	44	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	29	35	43	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	8	10	14	0	_	Parallel Master Port Address (Demultiplexed Master
PMA3	6	8	12	0	_	modes).
PMA4	5	7	11	0	_	
PMA5	4	6	10	0	_	
PMA6	16	24	29	0	_	
PMA7	22	23	28	0	_	
PMA8	32	40	50	0	_	
PMA9	31	39	49	0	_	
PMA10	28	34	42	0	_	
PMA11	27	33	41	0	_	
PMA12	24	30	35	0	_	
PMA13	23	29	34	0	_	
PMCS1	45	57	71	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe/Address Bit 15.
PMCS2	44	56	70	0	ST	Parallel Master Port Chip Select 2 Strobe/Address Bit 14.
PMBE	51	63	78	0	_	Parallel Master Port Byte Enable Strobe.
PMD0	60	76	93	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or
PMD1	61	77	94	I/O	ST/TTL	Address/Data (Multiplexed Master modes).
PMD2	62	78	98	I/O	ST/TTL	
PMD3	63	79	99	I/O	ST/TTL	
PMD4	64	80	100	I/O	ST/TTL	
PMD5	1	1	3	I/O	ST/TTL	
PMD6	2	2	4	I/O	ST/TTL	
PMD7	3	3	5	I/O	ST/TTL	
PMRD	53	67	82	0	_	Parallel Master Port Read Strobe.
PMWR	52	66	81	0	— CT = 0	Parallel Master Port Write Strobe.

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Function 64-Pin TOFP, QFN 80-Pin TOFP 100-Pin TOFP IVO Buffer Description RA0 — — — 17 IVO ST RA1 — — 58 IVO ST RA2 — — 68 IVO ST RA3 — — 60 IVO ST RA4 — — 60 IVO ST RA5 — — 61 IVO ST RA6 — — 91 IVO ST RA7 — — 91 IVO ST RA7 — — 91 IVO ST RA7 — — 92 IVO ST RA7 — 53 67 IVO ST RA15 — 53 67 IVO ST RB1 15 19 24 IVO ST			Pin Number				
RA1	Function				I/O	Input Buffer	Description
RA2	RA0	_	_	17	I/O	ST	PORTA Digital I/O.
RA3	RA1	_	_	38	I/O	ST	
RA4	RA2	_	_	58	I/O	ST	
RA5	RA3	_	_	59	I/O	ST	
RA6	RA4	_	_	60	I/O	ST	
RA7	RA5	_	_	61	I/O	ST	
RA9	RA6	_	_	91	I/O	ST	
RA10	RA7	_	_	92	I/O	ST	
RA14 — 52 66 I/O ST RA15 — 53 67 I/O ST RB0 16 20 25 I/O ST RB1 15 19 24 I/O ST RB2 14 18 23 I/O ST RB3 13 17 22 I/O ST RB4 12 16 21 I/O ST RB4 12 16 21 I/O ST RB5 11 15 20 I/O ST RB6 17 21 26 I/O ST RB7 18 22 27 I/O ST RB8 21 27 32 I/O ST RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 <td>RA9</td> <td>_</td> <td>23</td> <td>28</td> <td>I/O</td> <td>ST</td> <td></td>	RA9	_	23	28	I/O	ST	
RA15	RA10	_	24	29	I/O	ST	
RB0	RA14	_	52	66	I/O	ST	
RB1	RA15	_	53	67	I/O	ST	
RB2	RB0	16	20	25	I/O	ST	PORTB Digital I/O.
RB3	RB1	15	19	24	I/O	ST	
RB4 12 16 21 I/O ST RB5 11 15 20 I/O ST RB6 17 21 26 I/O ST RB7 18 22 27 I/O ST RB8 21 27 32 I/O ST RB9 22 28 33 I/O ST RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RC1 — 4 6 I/O ST RC1 — 4 6 I/O ST RC3 — 5 8 I/O ST RC4 — —	RB2	14	18	23	I/O	ST	
RB5 11 15 20 I/O ST RB6 17 21 26 I/O ST RB7 18 22 27 I/O ST RB8 21 27 32 I/O ST RB9 22 28 33 I/O ST RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC12 39 49	RB3	13	17	22	I/O	ST	
RB6 17 21 26 I/O ST RB7 18 22 27 I/O ST RB8 21 27 32 I/O ST RB9 22 28 33 I/O ST RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC12 39 49 63 I/O ST RC13 47 59	RB4	12	16	21	I/O	ST	
RB7	RB5	11	15	20	I/O	ST	
RB8 21 27 32 I/O ST RB9 22 28 33 I/O ST RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60	RB6	17	21	26	I/O	ST	
RB9 22 28 33 1/O ST RB10 23 29 34 1/O ST RB11 24 30 35 1/O ST RB12 27 33 41 1/O ST RB13 28 34 42 1/O ST RB14 29 35 43 1/O ST RB15 30 36 44 1/O ST RC1 — 4 6 1/O ST RC2 — 7 1/O ST RC3 — 5 8 1/O ST RC4 — 9 1/O ST RC12 39 49 63 1/O ST RC13 47 59 73 1/O ST RC14 48 60 74 1/O ST	RB7	18	22	27	I/O	ST	
RB10 23 29 34 I/O ST RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — 7 I/O ST RC3 — 5 8 I/O ST RC4 — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB8	21	27	32	I/O	ST	
RB11 24 30 35 I/O ST RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — 7 I/O ST RC3 — 5 8 I/O ST RC4 — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB9	22	28	33	I/O	ST	
RB12 27 33 41 I/O ST RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — 7 I/O ST RC3 — 5 8 I/O ST RC4 — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB10	23	29	34	I/O	ST	
RB13 28 34 42 I/O ST RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — 7 I/O ST RC3 — 5 8 I/O ST RC4 — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB11	24	30	35	I/O	ST	
RB14 29 35 43 I/O ST RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — 7 I/O ST RC3 — 5 8 I/O ST RC4 — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB12	27	33	41	I/O	ST	
RB15 30 36 44 I/O ST RC1 — 4 6 I/O ST RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB13	28	34	42	I/O	ST	
RC1 — 4 6 I/O ST PORTC Digital I/O. RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB14	29	35	43	I/O	ST	
RC2 — — 7 I/O ST RC3 — 5 8 I/O ST RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RB15	30	36	44	I/O	ST	
RC3 — 5 8 I/O ST RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RC1	_	4	6	I/O	ST	PORTC Digital I/O.
RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RC2	_		7	I/O	ST	
RC4 — — 9 I/O ST RC12 39 49 63 I/O ST RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST	RC3	_	5	8	I/O	ST	
RC13 47 59 73 I/O ST RC14 48 60 74 I/O ST		_	_	9	I/O	ST	
RC14 48 60 74 I/O ST	RC12	39	49	63	I/O	ST	
	RC13	47	59	73	I/O	ST	
RC15 40 50 64 I/O ST	RC14	48	60	74	I/O	ST	
	RC15	40	50	64	I/O	ST	

Legend: TTL = TTL input buffer ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Function					Input			
	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Buffer	Description		
RD0	46	58	72	I/O	ST	PORTD Digital I/O.		
RD1	49	61	76	I/O	ST			
RD2	50	62	77	I/O	ST			
RD3	51	63	78	I/O	ST			
RD4	52	66	81	I/O	ST			
RD5	53	67	82	I/O	ST			
RD6	54	68	83	I/O	ST			
RD7	55	69	84	I/O	ST			
RD8	42	54	68	I/O	ST			
RD9	43	55	69	I/O	ST			
RD10	44	56	70	I/O	ST			
RD11	45	57	71	I/O	ST			
RD12	_	64	79	I/O	ST			
RD13	_	65	80	I/O	ST			
RD14	_	37	47	I/O	ST			
RD15	_	38	48	I/O	ST			
RE0	60	76	93	I/O	ST	PORTE Digital I/O.		
RE1	61	77	94	I/O	ST			
RE2	62	78	98	I/O	ST			
RE3	63	79	99	I/O	ST			
RE4	64	80	100	I/O	ST			
RE5	1	1	3	I/O	ST			
RE6	2	2	4	I/O	ST			
RE7	3	3	5	I/O	ST			
RE8	_	13	18	I/O	ST			
RE9	_	14	19	I/O	ST			
REFO	30	36	44	0	_	Reference Clock Output.		
RF0	58	72	87	I/O	ST	PORTF Digital I/O.		
RF1	59	73	88	I/O	ST			
RF2	34	42	52	I/O	ST			
RF3	33	41	51	I/O	ST			
RF4	31	39	49	I/O	ST			
RF5	32	40	50	I/O	ST			
RF6	35	45	55	I/O	ST			
RF7	_	44	54	I/O	ST			
RF8	_	43	53	I/O	ST			
RF12	_	_	40	I/O	ST			
RF13	_	_	39	I/O	ST			

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

		Pin Number				SCRIPTIONS (CONTINUED)
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RG0	_	75	90	I/O	ST	PORTG Digital I/O.
RG1	_	74	89	I/O	ST	
RG2	37	47	57	I/O	ST	
RG3	36	46	56	I/O	ST	
RG6	4	6	10	I/O	ST	
RG7	5	7	11	I/O	ST	
RG8	6	8	12	I/O	ST	
RG9	8	10	14	I/O	ST	
RG12	_		96	I/O	ST	
RG13	_	_	97	I/O	ST	
RG14	_	_	95	I/O	ST	
RG15	_	_	1	I/O	ST	
RP0	16	20	25	I/O	ST	Remappable Peripheral (input or output).
RP1	15	19	24	I/O	ST	
RP2	42	54	68	I/O	ST	
RP3	44	56	70	I/O	ST	
RP4	43	55	69	I/O	ST	
RP5	_	38	48	I/O	ST	
RP6	17	21	26	I/O	ST	
RP7	18	22	27	I/O	ST	
RP8	21	27	32	I/O	ST	
RP9	22	28	33	I/O	ST	
RP10	31	39	49	I/O	ST	
RP11	46	58	72	I/O	ST	
RP12	45	57	71	I/O	ST	
RP13	14	18	23	I/O	ST	
RP14	29	35	43	I/O	ST	
RP15	_	43	53	I/O	ST	
RP16	33	41	51	I/O	ST	
RP17	32	40	50	I/O	ST	
RP18	11	15	20	I/O	ST	
RP19	6	8	12	I/O	ST	
RP20	53	67	82	I/O	ST	
RP21	4	6	10	I/O	ST	
RP22	51	63	78	I/O	ST	
RP23	50	62	77	I/O	ST	
RP24	49	61	76	I/O	ST	
RP25	52	66	81	I/O	ST	
RP26	5	7	11	I/O	ST	
RP27	8	10	14	I/O	ST	
RP28	12	16	21	I/O	ST	
RP29	30	36	44	I/O	ST	
RP30	34	42	52	I/O	ST	
RP31	_		39	I/O	ST	
	TTI = TTI in					Cohmitt Trigger input huffer

Legend: TTL = TTL input buffer

ANA = Analog level input/output

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Function	Pin Number				_			
	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description		
RPI32	_	_	40	I	ST	Remappable Peripheral (input only).		
RPI33	_	13	18	I	ST			
RPI34	_	14	19	I	ST			
RPI35	_	53	67	I	ST			
RPI36	_	52	66	I	ST			
RPI37	48	60	74	I	ST			
RPI38	_	4	6	I	ST			
RPI39	_	_	7	I	ST			
RPI40	_	5	8	I	ST			
RPI41	_	_	9	I	ST			
RPI42	_	64	79	I	ST			
RPI43	_	37	47	I	ST			
RPI44	_	44	54	I	ST			
RPI45	35	45	55	I	ST			
RTCC	42	54	68	0	_	Real-Time Clock Alarm/Seconds Pulse Output.		
SCL1	37	47	57	I/O	I ² C	I2C1 Synchronous Serial Clock Input/Output.		
SCL2	32	52	58	I/O	I ² C	I2C2 Synchronous Serial Clock Input/Output.		
SCL3	2	2	4	I/O	I ² C	I2C3 Synchronous Serial Clock Input/Output.		
SDA1	36	46	56	I/O	I ² C	I2C1 Data Input/Output.		
SDA2	31	53	59	I/O	I ² C	I2C2 Data Input/Output.		
SDA3	3	3	5	I/O	I ² C	I2C3 Data Input/Output.		
SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.		
SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.		
T1CK	48	60	74	I	ST	Timer1 Clock.		
TCK	27	33	38	I	ST	JTAG Test Clock Input.		
TDI	28	34	60	I	ST	JTAG Test Data Input.		
TDO	24	14	61	0	_	JTAG Test Data Output.		
TMS	23	13	17	I	ST	JTAG Test Mode Select Input.		
VCAP	56	70	85	Р	_	External Filter Capacitor Connection (regulator enabled).		
VDD	10, 26, 38	12, 32, 48	2, 16, 37, 46, 62	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins.		
VDDCORE	56	70	85	Р	_	Positive Supply for Microcontroller Core Logic (regulator disabled).		
VREF-	15	23	28	I	ANA	A/D and Comparator Reference Voltage (low) Input.		
VREF+	16	24	29	I	ANA	A/D and Comparator Reference Voltage (high) Input.		
Vss	9, 25, 41	11, 31, 51	15, 36, 45, 65, 75	Р	_	Ground Reference for Logic and I/O Pins.		

Legend: TTL = TTL input buffer

ANA = Analog level input/output

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ256GA110 family family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVSs pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24F J devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used (see Section 2.6 "External Oscillator Pins")


Additionally, the following pins may be required:

 VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 μF , 6.3V or greater, tantalum or ceramic

R1: $10 \text{ k}\Omega$ R2: 100Ω to 470Ω

Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.

2: The example shown is for a PIC24F device with five VDD/VSs and AVDD/AVSs pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVss is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The
 decoupling capacitors should be placed as close
 to the pins as possible. It is recommended to
 place the capacitors on the same side of the
 board as the device. If space is constricted, the
 capacitor can be placed on another layer on the
 PCB using a via; however, ensure that the trace
 length from the pin to the capacitor is no greater
 than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μF in parallel with 0.001 μF).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μF to 47 μF .


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the \overline{MCLR} pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1: R1 \leq 10 k Ω is recommended. A suggested starting value is 10 k Ω . Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: $R2 \le 470\Omega$ will limit any current flowing into \overline{MCLR} from the external capacitor, C, in the event of \overline{MCLR} pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the \overline{MCLR} pin VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note: This section applies only to PIC24F J devices with an on-chip voltage regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to Section 25.2 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR ($< 5\Omega$) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 28.0 "Electrical Characteristics" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to Section 28.0 "Electrical Characteristics" for information on VDD and VDDCORE.

FIGURE 2-3: FREQUENCY vs. ESR
PERFORMANCE FOR
SUGGESTED VCAP




TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 μF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 μF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 μF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 μF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 μF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 μF	±10%	16V	-55 to 85°C

© 2010 Microchip Technology Inc.