

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









FEATURES


- Less than 0.4ps RMS (12kHz 20MHz) phase jitter for all frequencies.
- Less than 25ps peak to peak period jitter for all frequencies.
- Low phase noise output (@ 1MHz offset)
 - -144dBc/Hz for 106.25MHz
 - -144dBc/Hz for 156.25MHz
 - o -144dBc/Hz for 212.5MHz
 - -140dBc/Hz for 312.5MHz.
 - o -131dBc/Hz for 622.08MHz
- Fundamental Crystal Input Frequency:
 - 19MHz to 40MHz (3.3V)
 - o 19MHz to 28.125MHz (2.5V)
- Output Frequency:
 - 38MHz to 640MHz (3.3V)
 - o 38MHz to 450MHz (2.5V)
- Available in LVPECL, LVDS, or LVCMOS outputs.
- Output Enable selector.
- 2.5V ~ 3.3V operation.
- Available in 3x3 QFN or 16-pin TSSOP packages.

DESCRIPTION


The PL680-3X is a monolithic low jitter and low phase noise high performance clock, capable of producing 0.4ps RMS phase jitter and LVCMOS, LVDS or LVPECL outputs, covering a wide frequency output range up to 640MHz. It allows high performance and high frequency output, using a low cost fundamental crystal of 19MHz to 40MHz.

The frequency selector pads of PL680-3X enable output frequencies of (2, 4, 8, or 16) * F_{XIN} . The PL680-3X is designed to address the demanding requirements of high performance applications such Fiber Channel, serial ATA, Ethernet, SAN, etc.

PACKAGE PIN ASSIGNMENT




16-pin TSSOP



3x3 QFN

Note1: QBAR is used for single ended CMOS output. Note2: $^{\Lambda}$ Denotes $60k\Omega$ internal pull up resistor.





OUTPUT ENABLE LOGIC LEVELS

Part #	OE	State
PL680-38 (LVPECL)	0 (Default)	Output enabled
FE000-30 (EVFECE)	1	Tri-state
PL680-37 & 39 (LVCMOS or LVDS)	0	Tri-state
PL000-37 & 39 (LVCMOS 01 LVDS)	1 (Default)	Output enabled

PIN DESCRIPTIONS

Name	TSSOP-16L Pin number	QFN-16L Pin number	Туре	Description
VDDANA	1	11	Р	VDD for analog Circuitry.
XIN	2	12	I	Crystal input pin. (See Crystal Specifications on page 4).
XOUT	3	13	0	Crystal output pin. (See Crystal Specifications on page 4).
SEL2	4	14	I	Output frequency Selector pin.
OE_CTRL	5	15	I	Output enable control pin. (See OUTPUT ENABLE LOGIC LEVELS above).
DNC	6	16	-	Do Not Connect
GNDANA	7	1	Р	Ground for analog circuitry.
LP	8	2	-	Tuning inductor connection. The inductor is recommended to be a high Q small size 0402 or 0603 SMD component, and must be placed between LP and adjacent LM pin.
LM	9	3	-	Place inductor as close to the IC as possible to minimize parasitic effects and to maintain inductor Q.
GNDBUF	10	4	Р	GND connection for output buffer circuitry.
Q	11	5	0	LVPECL or LVDS output.
VDDBUF	12	6	Р	VDD connection for output buffer circuitry. VDDBUF should be separately decoupled from other VDDs whenever possible.
QBAR	13	7	0	Complementary LVPECL, LVDS output; Or single ended LVCMOS output.
GNDBUF	14	8	Р	GND connection for output buffer circuitry.
SEL1	15	9	I	Output frequency Selector pin.
SEL0	16	10	I	Output frequency Selector pin.



FREQUENCY SELECTION TABLE


SEL2	SEL1	SEL0	Selected Multiplier/Output Frequency
0	0	0	VCO Max*
0	0	1	VCO Min*
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Fin x 2
1	0	1	Fin x 8
1	1	0	Fin x 16
1	1	1	Fin x 4

All SEL pads have a $60k\Omega$ internal pull-up resistor (default value is '1'). Bond to GND to set to 0.

PERFORMANCE TUNING & INDUCTOR VALUE SELECTION

Please refer to PhaseLink's 'PhasorV Tuning Assistance' software to automatically calculate the optimum inductor values. In addition, the chart below could be used as a reference for quick inductor value selection.

Use the special test modes "VCO Max" and "VCO Min" to determine the optimum inductor value. "VCO Max" represents the high end of the VCO range and "VCO Min" represents the low end of the VCO range. The output frequency in the "VCO Max" and "VCO Min" test modes is VCO/16. This means that the output frequencies are around the crystal frequency that will be used. The optimum inductor value is where the target crystal frequency is closest to the middle between the "VCO Max" and "VCO Min" output frequencies. In this case the VCO will lock in the middle of its tuning range with maximum margin on either side.



^{*} Special Test Modes to help selecting the inductor value for the target output frequency.



ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V_{DD}		4.6	V
Input Voltage, dc	VI	-0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	-0.5	V _{DD} +0.5	V
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature*	T _A	-40	85	°C
Junction Temperature	TJ		125	°C
Lead Temperature (soldering, 10s)			260	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.* Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.

2. Crystal Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Resonator	F _{XIN}	Parallel Fundamental Mode, 3.3V	19		40	MHz
Frequency	LXIN	Parallel Fundamental Mode, 2.5V	19		28.125	IVIIIZ
Crystal Loading Rating	C _{L (xtal)}			18		pF
Crystal Shunt Capacitance	C _{0 (xtal)}				5	pF
Recommended ESR	R _E	AT cut			30	Ω

Note: Crystal Loading rating: 18 pF is the loading the crystal sees from the XO chip. It is assumed that the crystal will be at nominal frequency at this load. If the crystal requires less load to be at nominal frequency, then a capacitor can placed in series with the crystal. If the crystal requires more load to be at nominal frequency, capacitors can be placed from XIN and XOUT to ground. This however may reduce the oscillator gain.

3. General Electrical Specifications

PARAMETERS	SYMBOL	СО	MIN.	TYP.	MAX.	UNITS	
Supply Current,		LVPECL/LVDS	38MHz <f<sub>OUT<100MHz</f<sub>			65/45/30	
Dynamic	Dynamic I _{DD}	/LVCMOS	100MHz <f<sub>OUT<320MHz</f<sub>			80/60/40	mA
(Loaded Outputs)		LVPECL/LVDS	320MHz <f<sub>OUT<640MHz</f<sub>			90/70	
Operating Voltage	V_{DD}			2.25**		3.63	V
Output Clock Duty Cycle		@ 50% V _{DD} (LV @ 1.25V (LVDS @ V _{DD} – 1.3V (I	·	45	50	55	%
Short Circuit Current					±50		mA
Stabilization Time *	T _{STB}	From power val	id			10	ms

Note: CMOS operation is not advised above 200MHz with 15pF load; and 320MHz with 10pF load. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. The 2.5V operating supply voltage, denoted by (**), is limited to a maximum VCO frequency of 450 MHz.



4. Jitter Specifications

PARAMETERS	CONDITIONS	FREQUENCY	MIN.	TYP.	MAX.	UNITS
		106.25MHz		0.4	0.5	
		156.25MHz		0.4	0.5	
Integrated jitter RMS	Integrated 12kHz to 20MHz	212.5MHz		0.4	0.5	ps
		312.5MHz		0.4	0.5	
		622.08MHz		0.4	0.5	
		106.25MHz		3	5	
	With capacitive decoupling between VDD and GND. Over 10,000 cycles.	156.25MHz		3	5	
Period jitter RMS		212.5MHz		3	5	ps
		312.5MHz		3	5	
		622.08MHz		6	8	
		106.25MHz		20	30	
	With capacitive decoupling	156.25MHz		20	30	
Period jitter Peak-to-Peak	between VDD and GND.	212.5MHz		20	30	ps
	Over 10,000 cycles.	312.5MHz		20	30	
		622.08MHz	-	40	50	

5. Phase Noise Specifications

PARAMETERS	FREQ.	@10Hz	@100Hz	@1kHz	@10kHz	@100kHz	@1M	@10M	UNITS
	106.25MHz	-66	-96	-122	-132	-126	-144	-150	
Phase Noise	156.25MHz	-62	-92	-120	-132	-128	-140	-150	
relative to carrier (typical)	212.5MHz	-62	-92	-118	-126	-120	-140	-150	dBc/Hz
	312.5MHz	-59	-85	-117	-128	-125	-139	-148	
	622.08MHz	-49	-84	-111	-120	-118	-128	-138	

6. LVCMOS Electrical Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output Drive Current	Іон	$V_{OH} = V_{DD} - 0.4V, V_{DD} = 3.3V$	30			mA
	I _{OL}	$V_{OL} = 0.4V, V_{DD} = 3.3V$	30			mA
Output Clock Rise/Fall Time	T_R/T_F	0.3V ~ 3.0V with 15 pF load		0.7		ns
	IR/IF	20%-80% with 50Ω Load		0.3		ns




7. LVDS Electrical Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output Differential Voltage	V _{OD}		247	355	454	mV
V _{DD} Magnitude Change	ΔV_{OD}		-50		50	mV
Output High Voltage	V _{OH}	$R_L = 100\Omega$		1.4	1.6	V
Output Low Voltage	V _{OL}	(see figure)	0.9	1.1		V
Offset Voltage	Vos		1.125	1.2	1.375	V
Offset Magnitude Change	ΔV_{OS}		0	3	25	mV
Power-off Leakage	I _{OXD}	$V_{out} = V_{DD}$ or GND $V_{DD} = 0V$		±1	±10	uA
Output Short Circuit Current	I _{OSD}			-5.7	-8	mA


8. LVDS Switching Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Differential Clock Rise Time	t _r	$R_L = 100\Omega$ $C_L = 10 pF$	0.2	0.7	1.0	ns
Differential Clock Fall Time	t _f	(see figure)	0.2	0.7	1.0	ns


LVDS Levels Test Circuit



LVDS Switching Test Circuit



LVDS Transistion Time Waveform






9. PECL Electrical Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	MAX.	UNITS
Output High Voltage	V _{OH}	$R_L = 50\Omega$ to $(V_{DD} - 2V)$	V _{DD} – 1.025		V
Output Low Voltage	V_{OL}	(see figure)		V _{DD} - 1.620	V

10. PECL Switching Characteristics

PARAMETERS	SYMBOL	FREQ.	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Clock Rise & Fall Times	tr & tf	<150MHz	@20/80% - LVPECL - @80/20% - LVPECL	0.2	0.5	0.7	ns
Clock Rise & Fall Times		>150MHz <320MHz		0.2	0.4	0.55	
Clock Rise & Fall Times		>320MHz		0.2	0.3	0.45	



DUTY CYCLE

45 - 55%

55 - 45%


OUT


OUT

OUT



LAYOUT RECOMMENDATIONS





PCB LAYOUT CONSIDERATIONS FOR PERFORMANCE OPTIMIZATION

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to PL680 as short as possible, as well as keeping all other traces as far away from it as possible.
- Place the crystal as close as possible to both crystal pins of the device. This will reduce the cross-talk between the crystal and the other signals.
- Separate crystal pin traces from the other signals on the PCB, but allow ample distance between the two crystal pin traces.
- Place a 0.01µF~0.1µF decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.

- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than 50Ω impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.
- Please contact PhaseLink for the application note on how to design outputs driving long traces or the Gerber files for the PL680 layout.




PACKAGE INFORMATION

16-PIN TSSOP

16 PIN TSSOP (mm)		(mm)	
Symbol	Min.	Max.	
Α	-	1.20	
A1	0.05	0.15	<u> </u>
В	0.19	0.30	
С	0.09	0.20	
D	4.90	5.10	
E	4.30	4.50	
Н	6.40	BSC	↓ ← TA
L	0.45	0.75	A1 \longrightarrow \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc
е	0.65	BSC	

16-PIN 3x3 QFN






ORDERING INFORMATION

For part ordering, please contact our Sales Department:

47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991

PART NUMBER

The order number for this device is a combination of the following: Part number, Package type and Operating temperature range



Part/Order Number	Marking	Marking
PL680-37OC	P680-37OC	TSSOP - Tube
PL680-370C-R	P680-37OC	TSSOP - Tape & Reel
PL680-37OCL	P680-37OCL	TSSOP - Tube (GREEN Package)
PL680-37OCL-R	P680-37OCL	TSSOP - Tape & Reel (GREEN Package)
PL680-37QC-R	P680-37QC	QFN - Tape & Reel
PL680-37QCL-R	P680-37QCL	QFN - Tape & Reel (GREEN Package)
PL680-38OC	P680-38OC	TSSOP - Tube
PL680-380C-R	P680-38OC	TSSOP - Tape & Reel
PL680-38OCL	P680-38OCL	TSSOP - Tube (GREEN Package)
PL680-380CL-R	P680-38OCL	TSSOP - Tape & Reel (GREEN Package)
PL680-38QC-R	P680-38QC	QFN - Tape & Reel
PL680-38QCL-R	P680-38QCL	QFN - Tape & Reel (GREEN Package)
PL680-39OC	P680-39OC	TSSOP - Tube
PL680-390C-R	P680-39OC	TSSOP - Tape & Reel
PL680-39OCL	P680-39OCL	TSSOP - Tube (GREEN Package)
PL680-39OCL-R	P680-39OCL	TSSOP - Tape & Reel (GREEN Package)
PL680-39QC-R	P680-39QC	QFN - Tape & Reel
PL680-39QCL-R	P680-39QCL	QFN - Tape & Reel (GREEN Package)

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.