# **E**hips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **PM6670S**

### Complete DDR2/3 memory power supply controller

### **Features**

- Switching section (VDDQ)
	- 4.5 V to 28 V input voltage range
	- $-$  0.9 V,  $\pm$ 1 % voltage reference
	- 1.8 V (DDR2) or 1.5 V (DDR3) fixed output voltages
	- 0.9 V to 2.6 V adjustable output voltage
	- $-$  1.237 V  $\pm$ 1 % reference voltage available
	- Very fast load transient response using constant on-time control loop
	- $-$  No  $R_{\text{SENSE}}$  current sensing using low side MOSFET's R<sub>DS(ON)</sub>
	- Negative current limit
	- Latched OVP and UVP
	- Soft-start internally fixed at 3 ms
	- Selectable pulse skipping at light load
	- Selectable no-audible (33 kHz) pulse skip mode
	- Ceramic output capacitors supported
	- Output voltage ripple compensation
- VTT LDO and VTTRFF
	- 2 Apk LDO with foldback for VTT
	- Remote VTT sensing
	- High-Z VTT output in S3
	- Ceramic output capacitors supported
	- $\pm$ 15 mA low noise buffered reference

### **Applications**

- DDR2/3 memory supply
- Notebook computers
- Handheld and PDAs
- CPU and chipset I/O supplies
- SSTL18, SSTL15 and HSTL bus termination



### **Description**

The device PM6670S is a complete DDR2/3 power supply regulator designed to meet JEDEC specifications.

It integrates a constant on-time (COT) buck controller, a 2 Apk sink/source low drop out regulator and a 15 mA low noise buffered reference.

The COT architecture assures fast transient response supporting both electrolytic and ceramic output capacitors. An embedded integrator control loop compensates the DC voltage error due to the output ripple.

The 2 Apk sink/source linear regulator provides the memory termination voltage with fast load transient response.

The device is fully compliant with system sleep states S3 and S4/S5, providing LDO output high impedance in suspend-to-RAM and tracking discharge of all outputs in suspend-to-disk.

**Table 1. Device summary**

Order code	Package	Packaging		
<b>PM6670S</b>	VFQFPN-24 4x4	Tube		
<b>PM6670STR</b>	(Exposed pad)	Tape and reel		

### **Contents**









### **1 Typical application circuit**

#### **Figure 1. Application circuit**





### **2 Pin settings**

### **2.1 Connections**



**Figure 2. Pin connection (through top view)**



### **2.2 Pin description**









![](_page_7_Picture_92.jpeg)

![](_page_7_Picture_4.jpeg)

### **3 Electrical data**

### **3.1 Maximum rating**

![](_page_8_Picture_160.jpeg)

![](_page_8_Picture_161.jpeg)

1. Free air operating conditions unless otherwise specified. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

2. PHASE to SGND up to -2.5 V for t < 10 ns

### **3.2 Thermal data**

#### Table 4. **Thermal data**

![](_page_8_Picture_162.jpeg)

![](_page_8_Picture_11.jpeg)

### **3.3 Recommended operating conditions**

#### **Table 5. Recommended operating conditions**

![](_page_9_Picture_63.jpeg)

![](_page_9_Picture_5.jpeg)

### **4 Electrical characteristics**

 $T_A = 0$  °C to 85 °C, VCC = AVCC = +5 V and LDOIN connected to VDDQ output if not otherwise specified (a)

**Table 6. Electrical characteristics** 

	<b>Parameter</b>	<b>Test condition</b>		<b>Values</b>					
<b>Symbol</b>				Min	<b>Typ</b>	Max	Unit		
<b>Supply section</b>									
$I_{\text{IN}}$	Operating current	S3, S5, MODE and DDRSEL connected to AVCC, no load on VTT and VTTREF outputs. VCC connected to AVCC			0.8	$\overline{c}$	mA		
I <sub>STR</sub>	Operating current in STR	S5, MODE and DDRSEL connected to AVCC, S3 tied to SGND, no load on VTTREF. VCC connected to AVCC			0.6	1			
$I_{\text{SH}}$	Operating current in shutdown	S3 and S5 tied to SGND. Discharge mode active. VCC connected to AVCC			1	10	$\mu$ A		
<b>UVLO</b>	AVCC under voltage lockout upper threshold		4.1	4.25	4.4	V			
	AVCC under voltage lockout lower threshold		3.85	4.0	4.1				
	<b>UVLO</b> hysteresis			70			mV		
<b>ON-time (SMPS)</b>									
$t_{ON}$	On-time duration	MODE and <b>DDRSEL</b> high, $V_{VSNS} = 2 V$	$VOSC = 300$ mV	650	750	850			
			$VOSC = 500$ mV	390	450	510	ns		
<b>OFF-time (SMPS)</b>									
t <sub>OFFMIN</sub>	Minimum Off time				300	350	ns		
Voltage reference									
	Voltage accuracy	4.5 V < $V_{IN}$ < 25 V		1.224	1.237	1.249	v		
	Load regulation	-50 μA< $I_{VREF}$ < 50 μA		$-4$		4	mV		
	Undervoltage lockout fault threshold				800				

![](_page_10_Picture_8.jpeg)

a.  $T_A = T_J$ . All parameters at operating temperature extremes are guaranteed by design and statistical analysis<br>(not production tested)

![](_page_11_Picture_214.jpeg)

### **Table 6. Electrical characteristics (continued)**

![](_page_11_Picture_4.jpeg)

![](_page_12_Picture_283.jpeg)

![](_page_12_Picture_284.jpeg)

![](_page_12_Picture_5.jpeg)

![](_page_13_Picture_295.jpeg)

![](_page_13_Picture_296.jpeg)

1. Guaranteed by design. Not production tested.

![](_page_13_Picture_5.jpeg)

### **5 Typical operating characteristics**

![](_page_14_Figure_3.jpeg)

![](_page_14_Figure_4.jpeg)

![](_page_14_Picture_6.jpeg)

![](_page_15_Figure_2.jpeg)

![](_page_15_Figure_3.jpeg)

![](_page_15_Figure_4.jpeg)

![](_page_15_Figure_5.jpeg)

![](_page_15_Figure_6.jpeg)

![](_page_15_Figure_7.jpeg)

![](_page_15_Figure_8.jpeg)

![](_page_15_Figure_9.jpeg)

**Figure 15. Power-up sequence - AVCC above Figure 16. VDDQ soft-start, 1.8 V, heavy load UVLO**

![](_page_16_Figure_3.jpeg)

**Figure 17. -1.8 A to 1.8 A VTT load transient, 0.9 V**

**Figure 18. 0 mA to 9 mA VTTREF load transient, 0.9 V**

![](_page_16_Figure_6.jpeg)

![](_page_16_Picture_7.jpeg)

![](_page_17_Figure_2.jpeg)

**Figure 19. Non-tracking (soft) discharge Figure 20. Tracking (fast) discharge,** 

**LDOIN = VDDQ**

![](_page_17_Figure_5.jpeg)

**Figure 22. 10 A to 0 A VDDQ load transient, PWM**

![](_page_17_Figure_7.jpeg)

![](_page_17_Picture_8.jpeg)

![](_page_18_Figure_1.jpeg)

**Figure 25. Over-voltage protection, VDDQ = 1.8 V**

**Figure 26. Under-voltage protection, VDDQ = 1.8 V**

![](_page_18_Figure_4.jpeg)

![](_page_18_Picture_5.jpeg)

### **6 Block diagram**

![](_page_19_Figure_3.jpeg)

**Figure 27. Functional and block diagram**

#### **Table 7. Legend**

![](_page_19_Picture_267.jpeg)

![](_page_19_Picture_7.jpeg)

### **7 Device description**

The PM6670SS is designed to satisfy DDR2-3 power supply requirements combining a synchronous buck controller, a 15 mA buffered reference and a high-current low-drop out (LDO) linear regulator capable of sourcing and sinking up to 2 Apk. The switching controller section is a high-performance, pseudo-fixed frequency, constant-on-time (COT) based regulator specifically designed for handling fast load transient over a wide range of input voltages.

The DDR2-3 supply voltage VDDQ can be easily set to 1.8 V (DDR2) or 1.5 V (DDR3) without additional components. The output voltage can also be adjusted in the 0.9 V to 2.6 V range using an external resistor divider. The switching mode power supply (SMPS) can handle different modes of operation in order to minimize noise or power consumption, depending on the application needs.

A lossless current sensing scheme, based on the Low-Side MOSFET's on resistance avoids the need for an external current sense resistor.

The output of the linear regulator (VTT) tracks the memory's reference voltage VTTREF within ±30 mV over the full operating load conditions. The input of the LDO can be either VDDQ or a lower voltage rail in order to reduce the total power dissipation. Linear regulator stability is achieved by filtering its output with a ceramic capacitor (20 μF or greater).

The reference voltage (VTTREF) section provides a voltage equal to one half of VSNS with an accuracy of 1 %. This regulator can source and sink up to  $\pm 15$  mA. A 10 nF to 100 nF bypass capacitor is required between VTTREF and SGND for stability.

According to DDR2/3 JEDEC specifications, when the system enters the suspend-to-RAM state the LDO output is left in high impedance while VTTREF and VDDQ are still alive. When the suspend-to-disk state (S3 and S5 tied to ground) is entered, all outputs are actively discharged when either tracking or non-tracking discharge is selected.

![](_page_20_Picture_11.jpeg)

### **7.1 VDDQ section - constant on-time PWM controller**

The PM6670S uses a pseudo-fixed frequency, constant on-time (COT) controller as the core of the switching section. It is well known that the COT controller uses a relatively simple algorithm and uses the ripple voltage derived across the output capacitor's ESR to trigger the on-time one-shot generator. In this way, the output capacitor's ESR acts as a current sense resistor providing the appropriate ramp signal to the PWM comparator. Nearly constant switching frequency is achieved by the system's loop in steady-state operating conditions by varying the on-time duration, avoiding thus the need for a clock generator. The on-time one shot duration is directly proportional to the output voltage, sensed at VSNS pin, and inversely proportional to the input voltage, sensed at the VOSC pin, as follows:

#### **Equation 1**

$$
T_{ON} = K_{OSC} \frac{V_{SNS}}{V_{OSC}} + \tau
$$

where K<sub>OSC</sub> is a constant value (130 ns typ.) and  $\tau$  is the internal propagation delay (40ns typ.). The one-shot generator directly drives the high-side MOSFET at the beginning of each switching cycle allowing the inductor current to increase; after the on-time has expired, an Off-Time phase, in which the low-side MOSFET is turned on, follows. The off-time duration is solely determined by the output voltage: when lower than the set value (i.e. the voltage at VSNS pin is lower than the internal reference  $V_R = 0.9 V$ ), the synchronous rectifier is turned off and a new cycle begins (*Figure 28*).

![](_page_21_Figure_7.jpeg)

![](_page_21_Figure_8.jpeg)

The duty-cycle of the buck converter is, in steady-state conditions, given by

#### **Equation 2**

$$
D = \frac{V_{OUT}}{V_{IN}}
$$

The switching frequency is thus calculated as

#### **Equation 3**

$$
f_{SW} = \frac{D}{T_{ON}} = \frac{\frac{V_{OUT}}{V_{IN}}}{K_{OSC} \frac{V_{SNS}}{V_{OSC}}} = \frac{\alpha_{OSC}}{\alpha_{OUT}} \cdot \frac{1}{K_{OSC}}
$$

where

#### **Equation 4a**

$$
\alpha_{\text{OSC}} = \frac{V_{\text{OSC}}}{V_{\text{IN}}}
$$

#### **Equation 4b**

$$
\alpha_{\text{OUT}} = \frac{V_{\text{SNS}}}{V_{\text{OUT}}}
$$

Referring to the typical application schematic (figures on cover page and *Figure 29*), the final expression is then:

#### **Equation 5**

$$
f_{SW} = \frac{\alpha_{OSC}}{K_{OSC}} = \frac{R_2}{R_1 + R_2} \cdot \frac{1}{K_{OSC}}
$$

Even if the switching frequency is theoretically independent from battery and output voltages, parasitic parameters involved in power path (like MOSFETs' on-resistance and inductor's DCR) introduce voltage drops responsible for slight dependence on load current. In addition, the internal delay is due to a small dependence on input voltage. The PM6670S switching frequency can be set by an external divider connected to the VOSC pin.

#### **Figure 29. Switching frequency selection and VOSC pin**

![](_page_22_Figure_18.jpeg)

The suggested voltage range for VOSC pin is 0.3 V to 2 V, for better switching frequency programmability.

22/54 Doc ID 14432 Rev 4

![](_page_22_Picture_21.jpeg)

 $\sqrt{2}$ 

#### **7.1.1 Constant-on-time architecture**

*Figure* 30 shows the simplified block diagram of the constant-on-time controller.

The switching regulator of the PM6670S owns a one-shot generator that ignites the highside MOSFET when the following conditions are simultaneously satisfied: the PWM comparator is high (i.e. output voltage is lower than  $Vr = 0.9 V$ ), the synchronous rectifier current is below the current limit threshold and the minimum off-time has expired.

A minimum off-time constraint (300 ns typ.) is introduced to assure the boot capacitor charge and allow inductor valley current sensing on low-side MOSFET. A minimum on-time is also introduced to assure the start-up switching sequence.

Once the on-time has timed out, the high side switch is turned off, while the synchronous rectifier is ignited according to the anti-cross conduction management circuitry.

When the output voltage reaches the valley limit (determined by internal reference  $V = 0.9$  V), the low-side MOSFET is turned off according to the anti-cross conduction logic once again, and a new cycle begins.

![](_page_23_Figure_8.jpeg)

![](_page_23_Figure_9.jpeg)

#### **7.1.2 Output ripple compensation and loop stability**

The loop is closed connecting the center tap of the output divider (internally, when the fixed output voltage is chosen, or externally, using the MODE pin in the adjustable output voltage mode). The feedback node is the negative input of the error comparator, while the positive input is internally connected to the reference voltage  $(Vr = 0.9 V)$ . When the feedback voltage becomes lower than the reference voltage, the PWM comparator goes to high and sets the control logic, turning on the high-side MOSFET. After the on-time (calculated as previously described) the system releases the high-side MOSFET and turns on the synchronous rectifier.

The voltage drop along ground and supply PCB paths, used to connect the output capacitor to the load, is a source of DC error. Furthermore the system regulates the output voltage valley, not the average, as shown in *Figure 28*. Thus, the voltage ripple on the output capacitor is an additional source of DC error. To compensate this error, an integrative network is introduced in the control loop, by connecting the output voltage to the COMP pin through a capacitor (CINT) as shown in *Figure <sup>31</sup>*.

![](_page_24_Figure_5.jpeg)

![](_page_24_Figure_6.jpeg)

The additional capacitor is used to reduce the voltage on the COMP pin when higher than 300 mVpp and is unnecessary for most of applications. The trans conductance amplifier (gm) generates a current, proportional to the DC error, used to charge the CINT capacitor. The voltage across the CINT capacitor feeds the negative input of the PWM comparator, forcing the loop to compensate the total static error. An internal voltage clamp forces the COMP pin voltage range to  $\pm 150$  mV with respect to VREF. This is useful to avoid or smooth output voltage overshoot during a load transient. When the pulse-skip mode is entered, the clamping range is automatically reduced to 60 mV in order to enhance the recovering capability. In the ripple amplitude is larger than 150 mV, an additional capacitor CFILT can be connected between the COMP pin and ground to reduce ripple amplitude, otherwise the integrator will operate out of its linearity range. This capacitor is unnecessary for most of applications and can be omitted.

![](_page_24_Picture_9.jpeg)

The design of the external feedback network depends on the output voltage ripple. If the ripple is higher than approximately 20 mV, the correct CINT capacitor is usually enough to keep the loop stable. The stability of the system depends firstly on the output capacitor zero frequency.

The following condition must be satisfied:

#### **Equation 6**

$$
f_{SW} > k \cdot f_{Zout} = \frac{k}{2\pi \cdot C_{out} \cdot ESR}
$$

where k is a fixed design parameter  $(k > 3)$ . It determines the minimum integrator capacitor value:

#### **Equation 7**

$$
C_{INT} > \frac{g_m}{2\pi\cdot\left(\frac{f_{SW}}{k} - f_{Zout}\right)}\cdot\frac{Vr}{Vout}
$$

where  $gm = 50 \mu s$  is the integrator trans conductance.

In order to ensure stability it must be also verified that:

#### **Equation 8**

$$
C_{INT} > \frac{g_m}{2\pi \cdot f_{Zout}} \cdot \frac{Vr}{V_{OUT}}
$$

If the ripple on the COMP pin is greater than the integrator 150 mV, the auxiliary capacitor  $C_{FILT}$  can be added. If q is the desired attenuation factor of the output ripple,  $C_{FILT}$  is given by:

#### **Equation 9**

$$
C_{FILT} = \frac{C_{INT} \cdot (1-q)}{q}
$$

In order to reduce the noise on the COMP pin, it is possible to add a resistor  $R_{\text{INT}}$  that, together with CINT and  $C_{\text{FILT}}$ , becomes a low pass filter. The cutoff frequency  $f_{\text{CUT}}$  must be much greater (10 or more times) than the switching frequency:

#### **Equation 10**

$$
R_{INT} = \frac{1}{2\pi \cdot f_{CUT} \cdot \frac{C_{INT} \cdot C_{FILT}}{C_{INT} + C_{FILT}}}
$$

If the ripple is very small (lower than approximately 20 mV), a different compensation network, called "Virtual-ESR" network, is needed. This additional circuit generates a triangular ripple that is added to the output voltage ripple at the input of the integrator. The complete control scheme is shown in *Figure 32*.

![](_page_25_Picture_22.jpeg)