

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com,

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



PMN45EN

TrenchMOS™ enhanced logic level FET Rev. 01 — 27 September 2002

Product data

Description

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS™ technology.

Product availability:

PMN45EN in SOT457 (TSOP6).

2. **Features**

- TrenchMOS™ technology
- Very fast switching
- Low threshold voltage
- Surface mount package.

Applications

- Battery powered motor control
- Load switch in notebook computers
- High speed switch in set top box power supplies
- Driver FET in DC to DC converters.

Pinning information

Table 1: Pinning - SOT457 (TSOP6), simplified outline and symbol

| Pin | Description | Simplified outline | Symbol | |
|---------|-------------|---------------------------------|------------|--|
| 1,2,5,6 | drain (d) | п. п. п. | d | |
| 3 | gate (g) | 6 5 4 | | |
| 4 | source (s) | Top view MBK092 SOT457 (TSOP6) | g MBB076 S | |





TrenchMOS™ enhanced logic level FET

5. Quick reference data

Table 2: Quick reference data

| Symbol | Parameter | Conditions | Тур | Max | Unit |
|------------------|----------------------------------|--|-----|------|-----------|
| V_{DS} | drain-source voltage (DC) | $25 ^{\circ}\text{C} \le T_j \le 150 ^{\circ}\text{C}$ | - | 30 | V |
| I _D | drain current (DC) | $T_{sp} = 25$ °C; $V_{GS} = 10$ V | - | 5.2 | Α |
| P _{tot} | total power dissipation | $T_{sp} = 25 ^{\circ}C$ | - | 1.75 | W |
| Tj | junction temperature | | - | 150 | °C |
| R_{DSon} | drain-source on-state resistance | V_{GS} = 10 V; I_D = 3 A; T_j = 25 °C | 32 | 40 | $m\Omega$ |
| | | $V_{GS} = 4.5 \text{ V}; I_D = 2.8 \text{ A}; T_j = 25 ^{\circ}\text{C}$ | 42 | 50 | mΩ |


6. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


| Symbol | Parameter | Conditions | Min | Max | Unit | |
|--------------------|-------------------------------------|---|------------|------|------|--|
| V_{DS} | drain-source voltage (DC) | 25 °C ≤ T _j ≤ 150 °C | - | 30 | ٧ | |
| V_{GS} | gate-source voltage (DC) | | - | 20 | V | |
| I _D | drain current (DC) | $T_{sp} = 25 ^{\circ}\text{C}; V_{GS} = 10 \text{V}$ | - | 5.2 | Α | |
| | | $T_{sp} = 70 ^{\circ}\text{C}; V_{GS} = 10 ^{\circ}\text{V}$ | - | 4.2 | Α | |
| I_{DM} | peak drain current | T_{sp} = 25 °C; pulsed; $t_p \le 10 \ \mu s$ | - | 21.1 | Α | |
| P _{tot} | total power dissipation | $T_{sp} = 25 ^{\circ}C$ | - | 1.75 | W | |
| T_{stg} | storage temperature | | -55 | +150 | °C | |
| T _j | junction temperature | | -55 | +150 | °C | |
| Source-drain diode | | | | | | |
| I_S | source (diode forward) current (DC) | $T_{sp} = 25 ^{\circ}\text{C}$ | - | 1.45 | Α | |

TrenchMOS™ enhanced logic level FET




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



 T_{sp} = 25 °C; I_{DM} is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

TrenchMOS™ enhanced logic level FET

7. Thermal characteristics

Table 4: Thermal characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------|--|---|-----|-----|-----|------|
| $R_{th(j-sp)}$ | thermal resistance from junction to solder point | mounted on a metal clad board; Figure 4 | - | - | 70 | K/W |

7.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration.

TrenchMOS™ enhanced logic level FET

8. Characteristics

Table 5: Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|------------------------|--------------------------------------|---|-----|------|-----|-----------|--|
| Static characteristics | | | | | | | |
| $V_{(BR)DSS}$ | drain-source breakdown voltage | $I_D = 250 \ \mu A; \ V_{GS} = 0 \ V$ | 30 | - | - | V | |
| V _{GS(th)} | gate-source threshold voltage | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ | 1 | 1.5 | 2 | V | |
| I _{DSS} | drain-source leakage current | $V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}$ | - | 0.01 | 1.0 | μΑ | |
| I _{GSS} | gate-source leakage current | $V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$ | - | 10 | 100 | nA | |
| R_{DSon} | drain-source on-state resistance | $V_{GS} = 10 \text{ V}$; $I_D = 3 \text{ A}$; Figure 7 and 8 | - | 32 | 40 | $m\Omega$ | |
| | | $V_{GS} = 4.5 \text{ V}; I_D = 2.8 \text{ A}; Figure 7 and 8$ | - | 42 | 50 | $m\Omega$ | |
| Dynamic | characteristics | | | | | | |
| Q _{g(tot)} | total gate charge | $V_{DD} = 15 \text{ V}; V_{GS} = 4.5 \text{ V}; I_D = 5 \text{ A}; Figure 13$ | - | 6.1 | - | nC | |
| Q_{gs} | gate-source charge | | | 1.7 | - | nC | |
| Q_{gd} | gate-drain (Miller) charge | - | - | 2.35 | - | nC | |
| C _{iss} | input capacitance | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}; Figure 11$ | - | 495 | - | pF | |
| C _{oss} | output capacitance | | | 100 | - | pF | |
| C_{rss} | reverse transfer capacitance | - | - | 70 | - | pF | |
| t _{d(on)} | turn-on delay time | V_{DD} = 15 V; R_{D} = 12 Ω ; V_{GS} = 4.5 V; R_{G} = 6 Ω | - | 14 | - | ns | |
| t _r | rise time | | - | 19 | - | ns | |
| t _{d(off)} | turn-off delay time | | - | 28 | - | ns | |
| t _f | fall time | - | - | 16 | - | ns | |
| Source-drain diode | | | | | | | |
| V_{SD} | source-drain (diode forward) voltage | I _S = 1.7 A; V _{GS} = 0 V; Figure 12 | - | 0.75 | 1.2 | V | |

TrenchMOS™ enhanced logic level FET




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.






Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 T_j = 25 °C and 150 °C; $V_{DS} > I_D \times R_{DSon}$


Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$


Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.

TrenchMOS™ enhanced logic level FET




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.



 $T_i = 25 \,^{\circ}C; V_{DS} = 5 \,^{\circ}V$


Fig 10. Sub-threshold drain current as a function of gate-source voltage.



 $V_{GS} = 0 V$; f = 1 MHz


Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.

TrenchMOS™ enhanced logic level FET



 T_i = 25 °C and 150 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



 $I_D = 5 A; V_{DD} = 15 V$

Fig 13. Gate-source voltage as a function of gate charge; typical values.

TrenchMOS™ enhanced logic level FET

9. Package outline

Plastic surface mounted package; 6 leads

SOT457




Fig 14. SOT457 (TSOP6).

TrenchMOS™ enhanced logic level FET

10. Revision history

Table 6: Revision history

| Rev | Date | CPCN | Description |
|-----|----------|------|-------------------------------|
| 01 | 20020927 | - | Product data (9397 750 10193) |

TrenchMOS™ enhanced logic level FET

11. Data sheet status

| Data sheet status ^[1] | Product status ^[2] | Definition |
|----------------------------------|-------------------------------|--|
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

12. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

13. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

14. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics.

Contact information

For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

Philips Semiconductors

PMN45EN

TrenchMOS™ enhanced logic level FET

Contents

| 1 | Description |
|-----|-----------------------------|
| 2 | Features |
| 3 | Applications |
| 4 | Pinning information |
| 5 | Quick reference data |
| 6 | Limiting values |
| 7 | Thermal characteristics |
| 7.1 | Transient thermal impedance |
| 8 | Characteristics |
| 9 | Package outline |
| 10 | Revision history |
| 11 | Data sheet status |
| 12 | Definitions |
| 13 | Disclaimers |
| 14 | Trademarks 11 |

© Koninklijke Philips Electronics N.V. 2002. **Printed in The Netherlands**

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 27 September 2002

Document order number: 9397 750 10193

