



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PN5331B3HN

Near Field Communication (NFC) controller

Rev. 3.4 — 29 November 2017
157534

Product data sheet
COMPANY PUBLIC

1. General description

The PN533 is a highly integrated transceiver module for contactless communication at 13.56 MHz based on the 80C51 microcontroller core. It supports 6 different operating modes:

- ISO/IEC 14443A/MIFARE Reader/Writer
- FeliCa Reader/Writer
- ISO/IEC 14443B Reader/Writer
- ISO/IEC 14443A/MIFARE Card MIFARE 1 KB or MIFARE 4 KB emulation
- FeliCa Card emulation
- ISO/IEC 18092, ECMA 340 Peer-to-Peer

The PN533 implements a demodulator and decoder for signals from ISO/IEC 14443A/MIFARE compatible cards and transponders. The PN533 handles the complete ISO/IEC 14443A framing and error detection (Parity & CRC).

The PN533 supports MIFARE 1 KB or MIFARE 4 KB emulation products. The PN533 supports contactless communication using MIFARE Higher transfer speeds up to 424 kbit/s in both directions.

The PN533 can demodulate and decode FeliCa coded signals. The PN533 handles the FeliCa framing and error detection. The PN533 supports contactless communication using FeliCa Higher transfer speeds up to 424 kbit/s in both directions.

The PN533 supports layers 2 and 3 of the ISO/IEC 14443 B Reader/Writer communication scheme, except anticollision. This must be implemented in firmware as well as upper layers.

In card emulation mode, the PN533 is able to answer to a Reader/Writer command either according to the FeliCa or ISO/IEC 14443A/MIFARE card interface scheme. The PN533 generates the load modulation signals, either from its transmitter or from the LOADMOD pin driving an external active circuit. A complete secure card functionality is only possible in combination with a secure IC using the NFC-WI/S²C interface.

Compliant to ECMA 340 and ISO/IEC 18092 NFCIP-1 Passive and Active communication modes, the PN533 offers the possibility to communicate to another NFCIP-1 compliant device, at transfer speeds up to 424 kbit/s. The PN533 handles the complete NFCIP-1 framing and error detection.

The PN533 transceiver can be connected to an external antenna for Reader/Writer or Card/PICC modes, without any additional active component.



The PN533 supports the following host interfaces:

- USB 2.0 full speed interface (bus powered or non bus powered)
- High Speed UART (HSU)

PN533 has also a master I²C interface enabling the drive on an I²C peripheral (i.e. memory).

In addition, a power switch is included to supply power to a secure IC.

2. Features and benefits

- 80C51 microcontroller core with 45056 bytes ROM and 1224 bytes RAM
- Highly integrated demodulator and decoder
- Buffered output drivers to connect an antenna with minimum number of external components
- Integrated RF level detector
- Integrated data mode detector
- Supports ISO/IEC 14443A/MIFARE
- Supports ISO/IEC 14443B (Reader/Writer mode only)
- Typical operating distance in Reader/Writer mode for communication to ISO/IEC 14443A/MIFARE, ISO/IEC 14443B or FeliCa cards up to 50 mm depending on antenna size and tuning
- Typical operating distance in NFCIP-1 mode up to 50 mm depending on antenna size, tuning and power supply
- Typical operating distance in ISO/IEC 14443A/MIFARE or FeliCa card emulation mode of approximately 100 mm depending on antenna size, tuning and external field strength
- Supports MIFARE 1 KB or MIFARE 4 KB emulation encryption in Reader/Writer mode and MIFARE higher transfer speed communication at 212 kbit/s and 424 kbit/s
- Supports contactless communication according to the FeliCa protocol at 212 kbit/s and 424 kbit/s
- Integrated RF interface for NFCIP-1 up to 424 kbit/s
- Possibility to communicate on the RF interface above 424 kbit/s using external analog components
- Supported host interfaces
 - ◆ USB 2.0 full speed interface
 - ◆ High-speed UART
- Restricted I²C master interface to control an external I2C EEPROM
- Dedicated host interrupts
- Low power modes
 - ◆ Hard-Power-down mode
 - ◆ Soft-Power-down mode
- Automatic wake-up on HSU interfaces when device is in Power-down mode
- Programmable timers
- 27.12 MHz Crystal oscillator
- On-Chip PLL to generate internally The 96 MHz for the USB interface
- Power modes
 - ◆ USB bus power mode
 - ◆ 2.5 V to 3.6 V power supply operating range in non USB bus power mode
- Power switch for external secure companion chip
- Dedicated IO ports for external device control
- Integrated antenna detector for production tests
- ECMA 373 NFC-WI interface to connect an external secure IC

3. Applications

- Computing application
- Consumer applications

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{BUS}	USB Supply Voltage (USB mode)		4.02	5	5.25	V
	Supply Voltage (non USB mode)	V _{BUS} = D _{VDD} V _{SS} = 0 V	2.5	3.3	3.6	V
T _{VDD} , A _{VDD} , D _{VDD}	Supply Voltage	T _{VDD} = A _{VDD} = D _{VDD} V _{SS} = 0 V	[1]	2.5	3.3	3.6 V
P _{VDD}	Supply Voltage for host interface	V _{SS} = 0 V	1.6		3.6	V
S _{VDD}	Supply Voltage for SAM interface	V _{SS} = 0 V (S _{VDD} Switch Enabled)	D _{VDD} -0.1		D _{VDD}	V
I _{VBUS}	Maximum load current (USB mode)	measured on V _{BUS}			150	mA
	Maximum Inrush current limitation	At power up (curlimoff = 0)			100	mA
I _{HPD}	Hard Power Down Current (Not powered from USB)	A _{VDD} = D _{VDD} = T _{VDD} = P _{VDD} = 3 V, RF level detector off			10	μA
I _{SPD}	Soft Power down Current (Not powered from USB)	A _{VDD} = D _{VDD} = T _{VDD} = P _{VDD} = 3 V, RF level detector on			30	μA
I _{suspend}	USB suspend Current	A _{VDD} = D _{VDD} = T _{VDD} = P _{VDD} = 3 V, RF level detector on (without resistor on DP/DM)			250	μA
I _{DVDD}	Digital Supply Current	A _{VDD} = D _{VDD} = T _{VDD} = P _{VDD} = 3 V, RF level detector on, S _{VDD} switch off	[1]	15		mA
I _{SVDD}	S _{VDD} Supply Current	S _{VDD} = 3 V, S _{VDD} switch On			30	mA
I _{AVDD}	Analog Supply Current	A _{VDD} = D _{VDD} = T _{VDD} = P _{VDD} = 3 V, RF level detector on		6		mA
I _{TVDD}	Transmitter Supply Current	During RF Transmission, TVDD=3V		60	100	mA
P _{tot}	continuous total power dissipation.	T _{amb} = -30 to +85 °C			0.55	W
T _{amb}	operating ambient temperature		-30		+85	°C

[1] D_{VDD}, A_{VDD} and T_{VDD} shall always be at the same supply voltage.

5. Ordering information

Table 2. Ordering information

Type number	Package		Version
	Name	Description	
PN5331B3HN/C270[1]	HVQFN40	Heatsink Very thin Quad Flat package; 40 pins, plastic, body 6 x 6 x 0.85 mm; leadless; MSL level 2.	SOT618-1

[1] Refer to [Section 17.4 “Licenses”](#)

6. Block diagram





Fig 1. Block diagram of PN533

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3. PN533 Pin description

Symbol	Pin	Type	Pad Ref Voltage	Description
DVSS	1	PWR		Digital ground
LOADMOD	2	O	DVDD	Load Modulation output provides digital signal for FeliCa and MIFARE card operating mode
TVSS1	3	PWR		Transmitter ground: supplies the output stage of TX1 and TX2
TX1	4	O	TVDD	Transmitter 1: transmits modulated 13.56 MHz energy carrier
TVDD	5	PWR		Transmitter power supply: supplies the output stage of TX1 and TX2
TX2	6	O	TVDD	Transmitter2: delivers the modulated 13.56 MHz energy carrier
TVSS2	7	PWR		Transmitter ground: supplies the output stage of TX1 and TX2
AVDD	8	PWR		Analog power supply
VMID	9	PWR	AVDD	Internal reference voltage: This pin delivers the internal reference voltage.
RX	10	I	AVDD	Receiver Input: Input pin for the reception signal, which is the load modulated 13.56 MHz energy carrier from the antenna circuit
AVSS	11	PWR		Analog ground
AUX1	12	O	DVDD	Auxiliary output 1: This pin delivers analog and digital test signals
AUX2	13	O	DVDD	Auxiliary output 2: This pin delivers analog and digital test signals
DVSS	14	PWR		Digital Ground
OSCIN	15	I	AVDD	Crystal Oscillator Input: input to the inverting amplifier of the oscillator. This pin is also the input for an externally generated clock (fosc = 27.12 MHz).
OSCOUT	16	O	AVDD	Crystal Oscillator output: Output of the inverting amplifier of the oscillator.
I0	17	I	DVDD	Interface mode lines: selects the used host interface (refer to Table 75 "Config I0 I1 register (address 6103h) bit allocation" for details).
I1	18	I	DVDD	In test mode I0 is used as test signals.
TESTEN	19	I	DVDD	Test enable pin: When set to 1 enable the test mode. When set to 0 reset the TCB and disable the access to the test mode.
P35	20	IO	DVDD	General purpose IO signal
P70_IRQ	21	IO	PVDD	Interrupt request: Output to signal an interrupt event to the host (Port 7 bit 0)
RSTOUT	22	O	PVDD	Output reset signal. When Low it indicates that the circuit is in reset state.
DVSS	23	PWR		Digital Ground
DM	24	IO	PVDD	USB D- data line in USB mode or TX in HSU mode (refer to Table 74 "HOST interface selection" on page 47 for details). In test mode this signal is used as input and output test signal
DP	25	IO	PVDD	USB D+ data line in USB mode or RX in HSU mode (refer to Table 74 "HOST interface selection" on page 47 for details). In test mode this signal is used as input and output test signal.
PVDD	26	PWR		IO pad power supply
DELATT	27	O	PVDD	Optional output for an external 1.5 KOhms resistor connection on D+.
P30	28	IO	PVDD	General purpose IO signal. Can be configured to act either as RX line of the second serial interface UART or general purpose IO. In test mode this signal is used as input and output test signal.

Table 3. PN533 Pin description ...continued

Symbol	Pin	Type	Pad Ref Voltage	Description
P31	29	IO	PVDD	General purpose IO signal. Can be configured to act either as TX line of the second serial interface UART or general purpose IO. In test mode this signal is used as input and output test signal.
P32_INT0	30	IO	PVDD	General purpose IO signal. Can also be used as an interrupt source In test mode this signal is used as input and output test signal.
P33_INT1	31	IO	PVDD	General purpose IO signal. Can be used to generate an HZ state on the output of the selected interface for the Host communication and to enter into power down mode without resetting the internal state of PN533. In test mode this signal is used as input and output test signal.
SCL	32	IO	DVDD	I ² C clock line - open drain in output mode
SDA	33	IO	DVDD	I ² C data line - open drain in output mode
P34	34	IO	SVDD	General purpose IO signal or clk signal for the SAM
SIGOUT	35	O	SVDD	Contactless communication interface output: delivers a serial data stream according to NFCIP-1 and output signal for the SAM. In test mode this signal is used as test signal output.
SIGIN	36	I	SVDD	Contactless communication interface input: accepts a digital, serial data stream according to NFCIP-1 and input signal from the SAM. In test mode this signal is used as test signal input.
SVDD	37	PWR		Output power for SAM power supply. Switched on by Firmware with an overload detection. Used as a reference voltage for SAM communication.
RSTPD_N	38	I	PVDD	Reset and Power Down: When LOW, internal current sources are switched off, the oscillator is inhibited, and the input pads are disconnected from the outside world. With a negative edge on this pin the internal reset phase starts.
DVDD	39	PWR		Digital Power Supply
VBUS	40	PWR		USB power supply.

8. Functional description

8.1 80C51

The PN533 is controlled via an embedded 80C51 microcontroller core (for more details <http://www.standardics.nxp.com/support/documents/microcontrollers/?scope=80C51>). Its principle features are listed below:

- 6-clock cycle CPU. One machine cycle comprises 6 clock cycles or states (S1 to S6). An instruction needs at least one machine cycle.
- ROM interface
- RAM interface to embedded IDATA and XRAM memories (see [Figure 4 on page 10](#))
- Peripheral interface (PIF)
- Power control module to manage the CPU power consumption
- Clock module to control CPU clock during Shutdown and Wake-up modes
- Port module interface to configure I/O pads
- Interrupt controller
- Three timers
- Debug UART

The block diagram describes the main blocks described in this 80C51 section.




Fig 3. PN533 80C51 block description

8.1.1 PN533 memory map

The memory map of PN533 is composed of 2 main memory spaces: data memory and program memory. The following figure illustrates the structure.




Fig 4. PN533 memory map overview

8.1.2 Data memory

Data memory is itself divided into 2 spaces:

- 384-byte IDATA with byte-wide addressing
 - 258-byte RAM
 - 128-byte SFR
- 1 bank of 64 KB extended RAM (XRAM) with 2-byte-wide addressing

8.1.2.1 IDATA memory

The IDATA memory is mapped into 3 blocks, which are referred as Lower IDATA RAM, Upper IDATA RAM, and SFR. Addresses to these blocks are byte-wide, which implies an address space of only 256 bytes. However, 384 bytes can be addressed within IDATA memory through the use of direct and indirect address mechanisms.

- Direct addressing: the operand is specified by an 8-bit address field in the instruction.
- Indirect addressing: the instruction specifies a register where the address of the operand is stored.

For the range 80h to FFh, direct addressing will access the SFR space; indirect addressing accesses Upper IDATA RAM. For the range 00h to 7Fh, Lower IDATA RAM is accessed, regardless of addressing mode. This behavior is summarized in the table below:

Table 4. IDATA memory addressing

Address	Addressing mode	
	Direct	Indirect
00h to 7Fh	Lower IDATA RAM	Lower IDATA RAM
80h to FFh	SFRs	Upper IDATA RAM

The SFRs and their addresses are described in the [Table 5](#):

Table 5. SFR map of NFC controller

Address	Bit-addressable	Byte-addressable							Address
F8h	IP1		XRAMP		P3CFGA	P3CFGB			FFh
F0h	B				P7CFGA	P7CFGB		P7	F7h
E8h	IE1	CIU_Status2	CIU_FIFOData	CIU_FIFOLevel	CIU_WaterLevel	CIU_Control	CIU_BitFraming	CIU_Coll	EFh
E0h	ACC								E7h
D8h	I ² CC0N	I ² CSTA	I ² CDAT	I ² CADR				CIU_Status1	DFh
D0h	PSW	CIU_Command	CIU_CommIEEn	CIU_DivIEEn	CIU_CommIrq	CIU_DivIrq	CIU_Error		D7h
C8h	T2CON	T2MOD	RCAP2L	RCAP2H	T2L	T2H			CFh
C0h									C7h
B8h	IP0								BFh
B0h	P3								B7h
A8h	IE0			HSU_STA	HSU_CTR	HSU_PRE	HSU_CNT		AFh
A0h		FITEN	FDATA	FSIZE					A7h
98h	S0CON	SBUF	RWL	TWL	FIFOFS	FIFOFF	SFF	FIT	9Fh
90h									97h
88h	T01CON	T01MOD	T0L	T1L	T0H	T1H			8Fh
80h		SP	DPL	DPH				PCON	87h

8.1.2.2 XRAM memory

The XRAM memory is divided into 2 memory spaces:

- 0000h to 5FFFh: reserved for addressing embedded RAM. For the PN533, only accesses between 0000h and 03C7h are valid.
- 6000h to 7FFFh: reserved for addressing embedded peripherals. This space is divided into 32 regions of 256 bytes each. Addressing can be performed using R0 or R1 and the XRAMP SFR.

The [Table 6](#) depicts the mapping of internal peripherals into XRAM.

Table 6. Peripheral mapping into XRAM memory space

Base Address	End Address	Description
6000h	60FFh	Reserved.
6100h	61FFh	IOs and miscellaneous registers configuration Refer to Section 8.2 “General purpose IOs configurations” on page 37
6200h	62FFh	Power Clock and Reset controller Refer to Section 8.5.10 “PCR extension registers” on page 102
6300h	633Fh	Contactless Unit Interface Refer to Section 8.6 “Contactless Interface Unit (CIU)” on page 108
6340h	FFFFh	Reserved

XRAM is accessed via the dedicated MOVX instructions. There are two access modes:

- 16-bit data pointer (DPTR): the full XRAM address space can be accessed.
- paging mechanism: the upper address byte is stored in the SFR register XRAMP; the lower byte is stored in either R1 or R0.

The [Figure 5](#) illustrates both mechanisms.




Fig 5. Indirect addressing of XRAM memory space

8.1.3 Program memory

PN533 program memory ranges from 0000h to AFFFh, which is physically mapped to the 44 KB ROM.

8.1.4 PCON module

The Power Control (PCON) module is configured using the PCON SFR register.

Table 7. PCON register (SFR: address 87h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	SMOD			-			CPU_PD	-
Reset	0	0	0	0	0	0	0	0
Access	R/W	R	R	R	R	R	R/W	R/W

Table 8. Description of PCON bits

Bit	Symbol	Description
7	SMOD	Serial MODE: When set to logic level 1, the baud rate of the Debug UART is doubled
6 to 2	-	Reserved.
1	CPU_PD	Power-down: When set to logic level 1, the microcontroller goes in Power-down mode
0	Reserved	This bit should only ever contain logic 0.

8.1.5 Interrupt Controller

The interrupt controller has the following features:

- 1 interrupt source
- Interrupt enable registers IE0 and IE1
- Interrupt priority registers IP0 and IP1
- Wake-up from Power-down state

8.1.5.1 Interrupt vectors

The mapping between interrupt sources and interrupt vectors is shown in [Table 9](#).

Table 9. Interrupt vector

Interrupt number	Interrupt vector	Interrupt sources	Incremental priority level (conflict resolution level)
0	0003h	External P32_INT0	Highest
1	000Bh	Timer0 interrupt	
2	0013h	External P33_INT1	
3	001Bh	Timer1 interrupt	
4	0023h	Debug UART interrupt	
5	002Bh	Timer2 interrupt	
6	0033h	NFC-WI interrupt	
7	003Bh	Reserved	
8	0043h	Reserved	
9	004Bh	CIU interrupt 1	
10	0053h	CIU interrupt 0	
11	005Bh	I ² C interrupt	
12	0063h	FIFO or HSU interrupts	
13	006Bh	USB interrupt	
14	0073h	General Purpose IRQ	Lowest

8.1.5.2 Interrupt enable: IE0 and IE1 registers

Each interrupt source can be individually enabled or disabled by setting a bit in IE0 or IE1. In register IE0, a global interrupt enable bit can be set to logic level 0 to disable all interrupts at once.

The 2 following tables describe IE0.

Table 10. Interrupt controller IE0 register (SFR: address A8h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	IE0_7	IE0_6	IE0_5	IE0_4	IE0_3	IE0_2	IE0_1	IE0_0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 11. Description of IE0 bits

Bit	Symbol	Description
7	IE0_7	Global interrupt enable When set to logic 1, the interrupts can be enabled. When set to logic 0, all the interrupts are disabled.
6	IE0_6	NFC-WI counter interrupt enable When set to logic 1, NFC-WI interrupt is enabled.
5	IE0_5	Timer2 interrupt enable When set to logic 1, Timer2 interrupt is enabled.
4	IE0_4	Debug UART interrupt enable When set to logic 1, Debug UART interrupt is enabled.
3	IE0_3	Timer1 interrupt enable When set to logic 1, Timer1 interrupt is enabled.
2	IE0_2	P33_INT1 interrupt enable When set to logic 1, P33_INT1 pin interrupt is enabled. The polarity of P33_INT1 can be inverted (see Table 75 on page 47).
1	IE0_1	Timer0 interrupt enable When set to logic 1, Timer0 interrupt is enabled.
0	IE0_0	P32_INT0 interrupt enable When set to logic 1, P32_INT0 pin interrupt is enabled.

The 2 following tables describe IE1.

Table 12. Interrupt controller IE1 register (SFR: address E8h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	IE1_7	IE1_6	IE1_5	IE1_4	IE1_3	IE1_2	-	-
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 13. Description of IE1 bits

Bit	Symbol	Description
7	IE1_7	General purpose IRQ interrupt enable. When set to logic 1, enables interrupt function of P34, P35, P50_SCL and P71 according to their respective enable and level control bits. See Table 19 on page 19 , Table 138 on page 104 and Table 144 on page 107 .
6	IE1_6	USB interrupt enable. When set to logic level 1, enables USB interrupt.
5	IE1_5	FIFO and HSU interrupt enable. When set to logic 1, enables FIFO interrupts, SPI interrupts, HSU interrupt.
4	IE1_4	I2C interrupt enable. When set to logic 1, enables I ² C interrupt.
3	IE1_3	CIU interrupt 0 enable. When set to logic 1, enables CIU interrupt 0: CIU_IRQ_0.
2	IE1_2	CIU interrupt 1 enable. When set to logic 1, enables the CIU interrupt 1: CIU_IRQ_1.
1 to 0	-	Reserved. This bit must be set to logic level 0.

8.1.5.3 Interrupt prioritization: IP0 and IP1 registers

Each interrupt source can be individually programmed to be one of two priority levels by setting or clearing a bit in the interrupt priority registers IP0 and IP1. If two interrupt requests of different priority levels are received simultaneously, the request with the high priority is serviced first. On the other hand, if the interrupts are of the same priority, precedence is resolved by comparing their respective conflict resolution levels (see

[Table 9 on page 15](#)

for details). The processing of a low priority interrupt can be interrupted by one with a high priority.

A RETI (Return From Interrupt) instruction jumps to the address immediately succeeding the point at which the interrupt was serviced. The instruction found at the return address will be executed, prior to servicing any pending interrupts.

The 2 following tables describe IP0.

Table 14. Interrupt controller IP0 register (SFR: address B8h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	IP0_7	IP0_6	IP0_5	IP0_4	IP0_3	IP0_2	IP0_1	IP0_0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 15. Description of IP0 bits

Bit	Symbol	Description
7	IP0_7	Reserved
6	IP0_6	When set to logic level 1, NFC-WI interrupt is set to high priority.
5	IP0_5	When set to logic level 1, Timer2 interrupt is set to high priority.
4	IP0_4	When set to logic level 1, Debug UART interrupt is set to high priority.
3	IP0_3	When set to logic level 1, Timer1 interrupt is set to high priority.
2	IP0_2	When set to logic level 1, external P33_INT1 pin is set to high priority.
1	IP0_1	When set to logic level 1, Timer0 interrupt is set to high priority.
0	IP0_0	When set to logic level 1, external P32_INT0 pin is set to high priority.

The 2 following tables describe IP1.

Table 16. Interrupt controller IP1 register (SFR: address F8h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	IP1_7	IP1_6	IP1_5	IP1_4	IP1_3	IP1_2	-	-
Reset	0	0	0	0	0	0	00	00
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17. Description of IP1 bits

Bit	Symbol	Description
7	IP1_7	When set to logic level 1, General Purpose IRQ interrupt is set to high priority.
6	IP1_6	When set to logic level 1, USB interrupt is set to high priority.
5	IP1_5	When set to logic level 1, combined FIFO and HSU interrupt is set to high priority.
4	IP1_4	When set to logic level 1, I ² C interrupt is set to high priority.
3	IP1_3	When set to logic level 1, CIU interrupt 0 is set to high priority.
2	IP1_2	When set to logic level 1, CIU interrupt 1 is set to high priority.
1	-	Reserved. This bit must be set to logic level 0.
0	IP1_0	When set to logic level 1, interrupt number 7 is set to high priority.

8.1.5.4 General purpose IRQ control

The general purpose interrupts are controlled by register GPIRQ.

NOTE: this is not a standard feature of the 8051.

Table 18. GPIRQ register (address 6107h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	gpirq_level_P71	gpirq_level_DP	gpirq_level_P35	gpirq_level_P34	gpirq_enable_P71	gpirq_enable_DP	gpirq_enable_P35	gpirq_enable_P34
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 19. Description of GPIRQ bits

Bit	Symbol	Description
7	-	
6	gpirq_level_DP	Configures the polarity of signal on P50 to generate a GPIRQ interrupt event (assuming gpirq_enable_P50 is set). When set to logic 0, an interrupt will be generated if P50_SCL is at logic 0. When set to logic 1, an interrupt will be generated if P50_SCL is at logic 1.
5	gpirq_level_P35	Configures the polarity of signal on P35 to generate a GPIRQ interrupt event (assuming gpirq_enable_P35 is set). When set to logic 0, an interrupt will be generated if P35 is at logic 0. When set to logic 1, an interrupt will be generated if P35 is at logic 1.
4	gpirq_level_P34	Configures the polarity of signal on P34 to generate a GPIRQ interrupt event (assuming gpirq_enable_P34 is set). When set to logic 0, an interrupt will be generated if P34 is at logic 0. When set to logic 1, an interrupt will be generated if P34 is at logic 1. Remark: If hide_svdd_sig of the register control_rngpower is set and gpirq_enable_P34 is also set then this bit will be asserted independently of the level on the pad P34.
3	-	
2	gpirq_enable_DP	When set to logic 1, enables pad DP to generate a GPIRQ interrupt event.
1	gpirq_enable_P35	When set to logic 1, enables pad P35 to generate a GPIRQ interrupt event.
0	gpirq_enable_P34	When set to logic 1, enables pad P34 to generate a GPIRQ interrupt event.

8.1.6 Timer0/1 description

Timer0/1 are general purpose timer/counters. Timer0/1 has the following functionality:

- Configurable edge or level detection interrupts
- Timer or counter operation
- 4 timer/counter modes
- Baud rate generation for Debug UART

Timer0/1 comprises two 16-bit timer/counters: Timer0 and Timer1. Both can be configured as either a timer or an event counter.

Each of the timers can operate in one of four modes:

- Mode 0: 13-bit timer/counter
- Mode 1: 16-bit timer/counter
- Mode 2: 8-bit timer/counter with programmable preload value
- Mode 3: two individual 8-bit timer/counters (Timer0 only)

In the 'timer' function, the timer/counter is incremented every machine cycle. The count rate is 1/6 of the CPU clock frequency (CPU_CLK).

In the 'counter' function, the timer/counter is incremented in response to a 1-to-0 transition on the input pins P34 / SIC_CLK (Timer0) or P35 (Timer1). In this mode, the external input is sampled during state S5 of every machine cycle. If the associated pin is at logic level 1 for a machine cycle, followed by logic level 0 on the next machine cycle, the count is incremented. The new count value appears in the timer/counter in state S3 of the machine cycle following the one in which the transition was detected. The maximum count rate is 1/12 of the CPU_CLK frequency. There are no restrictions on the duty cycle of the external input signal but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

The overflow output 't1_ovf' of Timer1 can be used as a baud rate generator for the Debug UART. The Timer1 interrupt should be disabled in this case. For most applications which drive the Debug UART, Timer1 is configured for 'timer' operation and in auto-reload mode.

8.1.6.1 Timer0/1 registers

The Timer0/1 module contains six Special Function Registers (SFRs) which can be accessed by the CPU.

Table 20. Timer0/1 Special Function registers list

Name	Size [bytes]	Address Offset	Description	Access
T01CON	1	88h	Timer0/1 control register	R/W
T01MOD	1	89h	Timer0/1 mode register	R/W
T0L	1	8Ah	Timer0 timer/counter lower byte	R/W
T1L	1	8Bh	Timer1 timer/counter lower byte	R/W
T0H	1	8Ch	Timer0 timer/counter upper byte	R/W
T1H	1	8Dh	Timer1 timer/counter upper byte	R/W

The firmware performs a register read in state S5 and a register write in state S6. The hardware loads bits TF0 and TF1 of the register T01CON during state S2 and state S4 respectively. The hardware loads bits IE0 and IE1 of the register T01CON during state S1 and reset these bits during state S2. The registers T0L, T0H, T1L, T1H are updated by the hardware during states S1, S2, S3 and S4 respectively. At the end of a machine cycle, the firmware load has overridden the hardware load as the firmware writes in state S6.

Table 21. Timer0/1 SFR registers CPU state access

Register	Bit	CPU STATE					
		S1	S2	S3	S4	S5	S6
T01CON	TF0		HW read			SW read	SW write
	TF1				HW read	SW read	SW write
	IE0/IE1	HW write	HW reset			SW read	SW write
T0L		HW write				SW read	SW write
T0H			HW write			SW read	SW write
T1L				HW write		SW read	SW write
T1H					HW write	SW read	SW write

8.1.6.2 T01CON register

The register is used to control Timer0/1 and report its status.

Table 22. Timer0/1 T01CON register (SFR address 88h), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 23. Description of Timer0/1 T01CON register bits

Bit	Symbol	Description
7	TF1	Timer1 overflow. Set to logic level 1 by hardware on a Timer1 overflow. The flag is set to logic level 0 by the CPU after 2 machine cycles.
6	TR1	Timer1 run control. Set by firmware only. When set to logic level 1, Timer1 is enabled.
5	TF0	Timer0 overflow. Set by hardware on a Timer0 overflow. The flag is set to logic level 0 by the CPU after 2 machine cycles.
4	TR0	Timer0 run control. Set by firmware only. When set to logic level 1, Timer0 is enabled.
3	IE1	External Interrupt1 event. Set to logic level 1 by hardware when an external interrupt is detected on P33_INT1.
2	IT1	External Interrupt1 control. Set by firmware only. When set to logic level 1, Interrupt1 triggers on a falling edge of P33_INT1. When set to logic level 0, Interrupt1 triggers on a low level of P33_INT1.
1	IE0	External Interrupt0 event. Set to logic level 1 by hardware when an external interrupt is detected on P32_INT0.
0	IT0	External Interrupt0 control. Set by firmware only. When set to logic level 1, Interrupt0 triggered by a falling edge on P32_INT0. When set to logic level 0, Interrupt0 triggered by a low level on P32_INT0.

8.1.6.3 T01MOD register

This register is used to configure Timer0/1.

Table 24. Timer 0/1 T01MOD register (SFR address 89h), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	GATE1	C/T1	M11	M10	GATE0	C/T0	M01	M00
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 25. Description of T01MOD bits

Bit	Symbol	Description
7	GATE1	Timer1 gate control. Set by firmware only. When set to logic level 1, Timer1 is enabled only when P33_INT1 is high and bit TR1 of register T01CON is set. When set to logic 0, Timer1 is enabled.
6	C/T1	Timer1 timer/counter selector. Set by firmware only. When set to logic level 1, Timer1 is set to counter operation. When set to logic level 0, Timer1 is set to timer operation.
5 to 4	M[11:10]	Timer1 mode. Set by firmware only. <ul style="list-style-type: none"> • Mode 0: M11 = 0 and M10 = 0 <ul style="list-style-type: none"> – 8192 counter – T1L serves as a 5-bit prescaler • Mode 1: M11 = 0 and M10 = 1 <ul style="list-style-type: none"> – 16-bit timer/counter – T1H and T1L are cascaded • Mode 2: M11 = 1 and M10 = 0 <ul style="list-style-type: none"> – 8-bit auto-reload timer/counter. – T1H stores value to be reloaded into T1L each time T1L overflows. • Mode 3: M11 = 1 and M10 = 1 <ul style="list-style-type: none"> – Timer1 is stopped (count frozen).

Table 25. Description of T01MOD bits ...continued

Bit	Symbol	Description
3	GATE0	Timer0 gate control. Set by firmware only. When set to logic level 1, Timer0 is enabled only when P32_INT0 is high and bit TR0 of register T01CON is set. When set to logic level 0, Timer0 is enabled.
2	C/T0	Timer0 timer/counter selector. Set by firmware only. When set to logic level 1, Timer0 is set to counter operation. When set to logic level 0, Timer0 is set to timer operation.
1 to 0	M[01:00]	Timer0 mode. Set by firmware only. <ul style="list-style-type: none"> Mode 0: M01 = 0 and M00 = 0 <ul style="list-style-type: none"> 8192 timer T0L acts as a 5-bit prescaler. Mode 1: M01 = 0 and M00 = 1 <ul style="list-style-type: none"> 16-bit timer/counter T0H and T0L are cascaded. Mode 2: M01 = 1 and M00 = 0 <ul style="list-style-type: none"> 8-bit auto-reload timer/counter T0H stores value to be reloaded into T0L each time T0L overflows. Mode 3: M01 = 1 and M00 = 1 <ul style="list-style-type: none"> Timer0 split into two 8-bit timer/counters T0H and T0L T0H is controlled by the control bit of Timer1: bit TR1 of register T01CON T0L is controlled by standard Timer0 control: "{P32_INT0 OR (NOT GATE0)} AND bit TR0".

8.1.6.4 T0L and T0H registers

These are the actual timer/counter bytes for Timer0: T0L is the lower byte; T0H is the upper byte.

Table 26. Timer0/1 T0L register (SFR address 8Ah), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T0L.7	T0L.6	T0L.5	T0L.4	T0L.3	T0L.2	T0L.1	T0L.0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 27. Description of T0L bits

Bit	Symbol	Description
7:0	T0L.7 to T0L.0	Timer0 timer/counter lower byte

Table 28. Timer0/1 T0H register (SFR address 8Ch), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T0H.7	T0H.6	T0H.5	T0H.4	T0H.3	T0H.2	T0H.1	T0H.0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 29. Description of T0H bits

Bit	Symbol	Description
7 to 0	T0H.7 to T0H.0	Timer0 timer/counter upper byte

8.1.6.5 T1L and T1H registers

These are the actual timer/counter bytes for Timer1. T1L is the lower byte, T1H is the upper byte.

Table 30. Timer0/1 T1L register (SFR address 8Bh), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T1L.7	T1L.6	T1L.5	T1L.4	T1L.3	T1L.2	T1L.1	T1L.0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 31. Description of T1L bits

Bit	Symbol	Description
7 to 0	T1L.7 to T1L.0	Timer1 timer/counter lower byte

Table 32. Timer0/1 T1H register (SFR address 8Dh), bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T1H.7	T1H.6	T1H.5	T1H.4	T1H.3	T1H.2	T1H.1	T1H.0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 33. Description of T1H bits

Bit	Symbol	Description
7 to 0	T1H.7 to T1H.0	Timer1 timer/counter upper byte

8.1.6.6 Incrementer

The two 16-bit timer/counters are built around an 8-bit incrementer. The Timer0/1 are incremented in the CPU states S1 to S4; the overflow flags are set in CPU states S2 and S4.

- CPU state S1: TOL is incremented if Timer0 is set to:
 - timer operation
 - counter operation and when a 1-to-0 transition is detected on P34 / SIC_CLK input.
- CPU state S2: TOH is incremented if:
 - TOL overflows. The overflow flag TF0 in register T01CON is updated.
- CPU state S3: T1L is incremented if Timer1 is set to:
 - timer operation or
 - counter operation and when a 1-to-0 transition is detected on P35 input.
- CPU state S4: T1H is incremented if:
 - T1L overflows. The overflow flag TF1 in register T01CON is updated.