



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# IPAC-X

ISDN PC Adapter Circuit  
PSB/PSF 21150, V 1.4

Wired  
Communications



Never stop thinking.

ABM<sup>®</sup>, ACE<sup>®</sup>, AOP<sup>®</sup>, ARCOFI<sup>®</sup>, ASM<sup>®</sup>, ASP<sup>®</sup>, DigiTape<sup>®</sup>, DuSLIC<sup>®</sup>, EPIC<sup>®</sup>, ELIC<sup>®</sup>, FALC<sup>®</sup>, GEMINAX<sup>®</sup>, IDEC<sup>®</sup>, INCA<sup>®</sup>, IOM<sup>®</sup>, IPAT<sup>®</sup>-2, ISAC<sup>®</sup>, ITAC<sup>®</sup>, IWE<sup>®</sup>, IWORX<sup>®</sup>, MUSAC<sup>®</sup>, MuSLIC<sup>®</sup>, OCTAT<sup>®</sup>, OptiPort<sup>®</sup>, POTSWIRE<sup>®</sup>, QUAT<sup>®</sup>, QuadFALC<sup>®</sup>, SCOUT<sup>®</sup>, SICAT<sup>®</sup>, SICOFI<sup>®</sup>, SIDEC<sup>®</sup>, SLICOFI<sup>®</sup>, SMINT<sup>®</sup>, SOCRATES<sup>®</sup>, VINETIC<sup>®</sup>, 10BaseV<sup>®</sup>, 10BaseVX<sup>®</sup> are registered trademarks of Infineon Technologies AG. 10BaseS<sup>™</sup>, EasyPort<sup>™</sup>, VDSLite<sup>™</sup> are trademarks of Infineon Technologies AG. Microsoft<sup>®</sup> is a registered trademark of Microsoft Corporation. Linux<sup>®</sup> is a registered trademark of Linus Torvalds.

The information in this document is subject to change without notice.

**Edition 2003-01-30**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2003.  
All Rights Reserved.**

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



<b>Table of Contents</b>	<b>Page</b>
<b>1 Overview</b> .....	13
1.1 Features .....	17
1.2 Logic Symbol .....	19
1.3 Typical Applications .....	20
<b>2 Pin Configuration</b> .....	24
<b>3 Description of Functional Blocks</b> .....	33
3.1 General Functions and Device Architecture .....	33
3.2 Microcontroller Interfaces .....	34
3.2.1 Serial Control Interface (SCI) .....	35
3.2.1.1 Programming Sequences .....	36
3.2.2 Parallel Microcontroller Interface .....	39
3.2.3 Interrupt Structure .....	41
3.2.4 Reset Generation .....	43
3.2.5 Timer Modes .....	45
3.2.6 Activation Indication via Pin ACL .....	47
3.3 S/T-Interface .....	48
3.3.1 S/T-Interface Coding .....	50
3.3.2 S/T-Interface Multiframe .....	52
3.3.3 Multiframe Synchronization (M-Bit) .....	54
3.3.4 Data Transfer and Delay between IOM-2 and S/T .....	57
3.3.5 Transmitter Characteristics .....	60
3.3.6 Receiver Characteristics .....	61
3.3.7 S/T Interface Circuitry .....	62
3.3.7.1 External Protection Circuitry .....	62
3.3.7.2 S-Transceiver Synchronization .....	65
3.3.8 S/T Interface Delay Compensation (TE/LT-T Mode) .....	65
3.3.9 Level Detection Power Down .....	65
3.3.10 Transceiver Enable/Disable .....	66
3.3.11 Test Functions .....	66
3.4 Clock Generation .....	68
3.4.1 Description of the Receive PLL (DPLL) .....	71
3.4.2 Jitter .....	71
3.4.3 Oscillator Clock Output C768 .....	72
3.5 Control of Layer-1 .....	73
3.5.1 State Machine TE and LT-T Mode .....	75
3.5.1.1 State Transition Diagram (TE, LT-T) .....	75
3.5.1.2 States (TE, LT-T) .....	77
3.5.1.3 C/I Codes (TE, LT-T) .....	79
3.5.1.4 Infos on S/T (TE, LT-T) .....	81
3.5.2 State Machine LT-S Mode .....	82
3.5.2.1 State Transition Diagram (LT-S) .....	82

<b>Table of Contents</b>	<b>Page</b>
3.5.2.2 States (LT-S) . . . . .	83
3.5.2.3 C/I Codes (LT-S) . . . . .	84
3.5.2.4 Infos on S/T (LT-S) . . . . .	85
3.5.3 State Machine NT Mode . . . . .	86
3.5.3.1 State Transition Diagram (NT) . . . . .	86
3.5.3.2 States (NT) . . . . .	87
3.5.3.3 C/I Codes (NT) . . . . .	88
3.5.4 Command/Indicate Channel Codes (C/I0) - Overview . . . . .	90
3.6 Control Procedures . . . . .	91
3.6.1 Example of Activation/Deactivation . . . . .	91
3.6.2 Activation Initiated by the Terminal . . . . .	92
3.6.3 Activation initiated by the Network Termination NT . . . . .	93
3.7 IOM-2 Interface . . . . .	94
3.7.1 IOM-2 Handler . . . . .	97
3.7.1.1 Controller Data Access (CDA) . . . . .	99
3.7.1.2 IDSL Support . . . . .	109
3.7.2 Serial Data Strobe Signal and Strobed Data Clock . . . . .	112
3.7.2.1 Serial Data Strobe Signal . . . . .	112
3.7.2.2 Strobed IOM-2 Bit Clock . . . . .	114
3.7.3 IOM-2 Monitor Channel . . . . .	115
3.7.3.1 Handshake Procedure . . . . .	117
3.7.3.2 Error Treatment . . . . .	120
3.7.3.3 MONITOR Channel Programming as a Master Device . . . . .	122
3.7.3.4 MONITOR Channel Programming as a Slave Device . . . . .	123
3.7.3.5 Monitor Time-Out Procedure . . . . .	124
3.7.3.6 MONITOR Interrupt Logic . . . . .	125
3.7.4 C/I Channel Handling . . . . .	126
3.7.5 D-Channel Access Control . . . . .	128
3.7.5.1 TIC Bus D-Channel Access Control . . . . .	128
3.7.5.2 S-Bus Priority Mechanism for D-Channel . . . . .	130
3.7.5.3 S-Bus D-Channel Control in LT-T . . . . .	133
3.7.5.4 D-Channel Control in the Intelligent NT (TIC- and S-Bus) . . . . .	133
3.7.6 Activation/Deactivation of IOM-2 Interface . . . . .	137
3.8 Auxiliary Interface . . . . .	140
3.8.1 Mode Dependent Functions . . . . .	140
3.9 HDLC Controllers . . . . .	143
3.9.1 Message Transfer Modes . . . . .	144
3.9.2 Data Reception . . . . .	146
3.9.2.1 Structure and Control of the Receive FIFO . . . . .	146
3.9.2.2 Receive Frame Structure . . . . .	152
3.9.3 Data Transmission . . . . .	154
3.9.3.1 Structure and Control of the Transmit FIFO . . . . .	154

<b>Table of Contents</b>	<b>Page</b>
3.9.3.2 Transmit Frame Structure .....	159
3.9.4 Access to IOM-2 channels .....	159
3.9.5 Extended Transparent Mode .....	159
3.9.6 HDLC Controller Interrupts .....	161
3.10 Test Functions .....	162
<b>4 Detailed Register Description .....</b>	<b>164</b>
4.1 D-channel HDLC Control and C/I Registers .....	172
4.1.1 RFIFOD - Receive FIFO D-Channel .....	172
4.1.2 XFIFOD - Transmit FIFO D-Channel .....	172
4.1.3 ISTAD - Interrupt Status Register D-Channel .....	172
4.1.4 MASKD - Mask Register D-Channel .....	174
4.1.5 STARD - Status Register D-Channel .....	174
4.1.6 CMDRD - Command Register D-Channel .....	175
4.1.7 MODED - Mode Register .....	176
4.1.8 EXMD1- Extended Mode Register D-channel 1 .....	178
4.1.9 TIMR1 - Timer 1 Register .....	179
4.1.10 SAP1 - SAPI1 Register .....	180
4.1.11 SAP2 - SAPI2 Register .....	180
4.1.12 RBCLD - Receive Frame Byte Count Low D-Channel .....	181
4.1.13 RBCHD - Receive Frame Byte Count High D-Channel .....	181
4.1.14 TEI1 - TEI1 Register 1 .....	181
4.1.15 TEI2 - TEI2 Register .....	182
4.1.16 RSTAD - Receive Status Register D-Channel .....	182
4.1.17 TMD -Test Mode Register D-Channel .....	184
4.1.18 CIR0 - Command/Indication Receive 0 .....	185
4.1.19 CIX0 - Command/Indication Transmit 0 .....	186
4.1.20 CIR1 - Command/Indication Receive 1 .....	186
4.1.21 CIX1 - Command/Indication Transmit 1 .....	187
4.2 Transceiver Registers .....	188
4.2.1 TR_CONF0 - Transceiver Configuration Register 0 .....	188
4.2.2 TR_CONF1 - Transceiver Configuration Register 1 .....	189
4.2.3 TR_CONF2 - Transmitter Configuration Register 2 .....	190
4.2.4 TR_STA - Transceiver Status Register .....	191
4.2.5 TR_CMD - Transceiver Command Register .....	192
4.2.6 SQRR1 - S/Q-Channel Receive Register 1 .....	193
4.2.7 SQXR1- S/Q-Channel TX Register 1 .....	194
4.2.8 SQRR2 - S/Q-Channel Receive Register 2 .....	194
4.2.9 SQXR2 - S/Q-Channel TX Register 2 .....	195
4.2.10 SQRR3 - S/Q-Channel Receive Register 3 .....	195
4.2.11 SQXR3 - S/Q-Channel TX Register 3 .....	195
4.2.12 ISTATR - Interrupt Status Register Transceiver .....	196
4.2.13 MASKTR - Mask Transceiver Interrupt .....	197

<b>Table of Contents</b>	<b>Page</b>
4.2.14 TR_MODE - Transceiver Mode Register 1 .....	197
4.3 Auxiliary Interface Registers .....	198
4.3.1 ACFG1 - Auxiliary Configuration Register 1 .....	198
4.3.2 ACFG2 - Auxiliary Configuration Register 2 .....	198
4.3.3 AOE - Auxiliary Output Enable Register .....	200
4.3.4 ARX - Auxiliary Interface Receive Register .....	201
4.3.5 ATX - Auxiliary Interface Transmit Register .....	201
4.4 IOM-2 and MONITOR Handler .....	202
4.4.1 CDAXy - Controller Data Access Register xy .....	202
4.4.2 XXX_TSDPxy - Time Slot and Data Port Selection for CHxy .....	203
4.4.3 CDAX_CR - Control Register Controller Data Access CH1x .....	204
4.4.4 TR_CR - Control Register Transceiver Data (IOM_CR.CI_CS=0) ...	205
4.4.5 TRC_CR - Control Register Transceiver C/I0 (IOM_CR.CI_CS=1) ...	206
4.4.6 BCHx_CR - Control Register B-Channel Controller Data .....	206
4.4.7 DCI_CR - Control Register for D and CI1 Handler (IOM_CR.CI_CS=0)	207
4.4.8 DCIC_CR - Control Register for CI0 Handler (IOM_CR.CI_CS=1) ...	208
4.4.9 MON_CR - Control Register Monitor Data .....	209
4.4.10 SDSx_CR - Control Register Serial Data Strobe x .....	210
4.4.11 IOM_CR - Control Register IOM Data .....	211
4.4.12 STI - Synchronous Transfer Interrupt .....	213
4.4.13 ASTI - Acknowledge Synchronous Transfer Interrupt .....	214
4.4.14 MSTI - Mask Synchronous Transfer Interrupt .....	214
4.4.15 SDS_CONF - Configuration Register for Serial Data Strokes .....	215
4.4.16 MCDA - Monitoring CDA Bits .....	215
4.4.17 MOR - MONITOR Receive Channel .....	216
4.4.18 MOX - MONITOR Transmit Channel .....	216
4.4.19 MOSR - MONITOR Interrupt Status Register .....	216
4.4.20 MOCR - MONITOR Control Register .....	217
4.4.21 MSTA - MONITOR Status Register .....	218
4.4.22 MCONF - MONITOR Configuration Register .....	218
4.5 Interrupt and General Configuration .....	219
4.5.1 ISTA - Interrupt Status Register .....	219
4.5.2 MASK - Mask Register .....	220
4.5.3 AUXI - Auxiliary Interrupt Status Register .....	220
4.5.4 AUXM - Auxiliary Mask Register .....	221
4.5.5 MODE1 - Mode1 Register .....	222
4.5.6 MODE2 - Mode2 Register .....	223
4.5.7 ID - Identification Register .....	224
4.5.8 SRES - Software Reset Register .....	224
4.5.9 TIMR2 - Timer 2 Register .....	225
4.6 B-Channel Registers .....	226
4.6.1 ISTAB - Interrupt Status Register B-Channels .....	226



<b>Table of Contents</b>	<b>Page</b>
4.6.2 MASKB - Mask Register B-Channels .....	227
4.6.3 STARB - Status Register B-Channels .....	227
4.6.4 CMDRB - Command Register B-channels .....	228
4.6.5 MODEB - Mode Register .....	229
4.6.6 EXMB - Extended Mode Register B-Channels .....	230
4.6.7 RAH1 - RAH1 Register .....	232
4.6.8 RAH2 - RAH2 Register .....	232
4.6.9 RBCLB - Receive Frame Byte Count Low B-Channels .....	233
4.6.10 RBCHB - Receive Frame Byte Count High B-Channels .....	233
4.6.11 RAL1 - RAL1 Register 1 .....	233
4.6.12 RAL2 - RAL2 Register .....	234
4.6.13 RSTAB - Receive Status Register B-Channels .....	234
4.6.14 TMB - Test Mode Register B-Channels .....	236
4.6.15 RFIFOB - Receive FIFO B-Channels .....	236
4.6.16 XFIFOB - Transmit FIFO B-Channels .....	236
<b>5 Electrical Characteristics .....</b>	<b>237</b>
5.1 Absolute Maximum Ratings .....	237
5.2 DC Characteristics .....	238
5.3 Capacitances .....	239
5.4 Oscillator Specification .....	240
5.5 AC Characteristics .....	241
5.6 IOM-2 Interface Timing .....	242
5.7 Microcontroller Interface Timing .....	245
5.7.1 Serial Control Interface (SCI) Timing .....	245
5.7.2 Parallel Microcontroller Interface Timing .....	246
5.8 Multiframe Synchronisation Timing .....	250
5.9 Reset .....	251
5.10 S-Transceiver .....	252
5.11 Recommended Transformer Specification .....	253
5.12 Line Overload Protection .....	254
5.13 EMC / ESD Aspects .....	255
<b>6 Package Outlines .....</b>	<b>256</b>
<b>7 Appendix .....</b>	<b>258</b>

<b>List of Figures</b>	<b>Page</b>
Figure 1	Logic Symbol of the IPAC-X . . . . . 19
Figure 2	ISDN PC Adapter Card for S Interface . . . . . 20
Figure 3	ISDN PC Adapter Card for U or S Interface. . . . . 21
Figure 4	ISDN Voice/Data Terminal. . . . . 22
Figure 5	ISDN Stand-Alone Terminal with POTS Interface . . . . . 23
Figure 6	Pin Configuration of the IPAC-X . . . . . 24
Figure 7	Functional Block Diagram of the IPAC-X. . . . . 33
Figure 8	Serial Control Interface Timing . . . . . 35
Figure 9	Serial Control Interface Timing . . . . . 36
Figure 10	Direct/Indirect Register Address Mode . . . . . 40
Figure 11	Interrupt Status and Mask Registers . . . . . 41
Figure 12	Reset Generation. . . . . 43
Figure 13	Timer Interrupt Status Registers . . . . . 45
Figure 14	Timer 1 Register . . . . . 46
Figure 15	Timer 2 Register . . . . . 46
Figure 16	ACL Indication of Activated Layer 1 . . . . . 47
Figure 17	ACL Configuration . . . . . 47
Figure 18	Wiring Configurations in User Premises . . . . . 49
Figure 19	S/T -Interface Line Code . . . . . 50
Figure 20	Frame Structure at Reference Points S and T (ITU I.430). . . . . 51
Figure 21	Multiframe Synchronization using the M-Bit. . . . . 54
Figure 22	Sampling Time in LT-S / NT Mode (M-Bit input) . . . . . 55
Figure 23	Frame Relationship in LT-S / NT Mode (M-Bit input). . . . . 55
Figure 24	Frame Relationship in TE / LT-T Mode (M-Bit output). . . . . 56
Figure 25	Data Delay Between IOM-2 and S/T Interface Transparent Mode (TE mode only) . . . . . 57
Figure 26	Data Delay Between IOM-2 and S/T Interface With S/G Bit Evaluation (TE mode only) . . . . . 58
Figure 27	Data Delay Between IOM-2 and S/T Interface With 8 IOM Channels (LT-S/NT mode only) . . . . . 59
Figure 28	Data Delay Between IOM-2 and S/T Interface With 3 IOM Channels a Maximum Receive Delay(LT-S/NT mode only). . . . . 59
Figure 29	Equivalent Internal Circuit of the Transmitter Stage . . . . . 60
Figure 30	Equivalent Internal Circuit of the Receiver Stage . . . . . 61
Figure 31	Connection of Line Transformers and Power Supply to the IPAC-X . . 62
Figure 32	External Circuitry for Transmitter . . . . . 63
Figure 33	External Circuitry for Symmetrical Receivers. . . . . 64
Figure 34	External Circuitry for Symmetrical Receivers. . . . . 65
Figure 35	Disabling of S/T Transmitter . . . . . 66
Figure 36	External Loop at the S/T-Interface . . . . . 67
Figure 37	Clock System of the IPAC-X . . . . . 68
Figure 38	Phase Relationships of IPAC-X Clock Signals . . . . . 71

<b>List of Figures</b>	<b>Page</b>
Figure 39	Buffered Oscillator Clock Output . . . . . 72
Figure 40	Layer-1 Control . . . . . 73
Figure 41	State Diagram Notation . . . . . 74
Figure 42	State Transition Diagram (TE, LT-T) . . . . . 76
Figure 43	State Transition Diagram of Unconditional Transitions (TE, LT-T) . . . 77
Figure 44	State Transition Diagram (LT-S) . . . . . 82
Figure 45	State Transition Diagram (NT) . . . . . 86
Figure 46	Example of Activation/Deactivation Initiated by the Terminal . . . . . 91
Figure 47	Example of Activation/Deactivation initiated by the Terminal (TE). Activation/Deactivation Completely Under Software Control . . . . . 92
Figure 48	Example of Activation/Deactivation Initiated by the Network Termination (NT). Activation/Deactivation Completely Under SoftwarControl . . . . . 93
Figure 49	IOM <sup>®</sup> -2 Frame Structure in Terminal Mode . . . . . 95
Figure 50	Multiplexed Frame Structure of the IOM-2 Interface in Non-TE Timing Mode . . . . . 96
Figure 51	Architecture of the IOM Handler (Example Configuration) . . . . . 98
Figure 52	Data Access via CDAX1 and CDAX2 Register Pairs . . . . . 100
Figure 53	Examples for Data Access via CDAXy Registers . . . . . 101
Figure 54	Data Access when Looping TSA from DU to DD . . . . . 102
Figure 55	Data Access When Shifting TSA to TSb on DU (DD) . . . . . 103
Figure 56	Example for Monitoring Data . . . . . 104
Figure 57	Interrupt Structure of the Synchronous Data Transfer . . . . . 106
Figure 58	Examples for the Synchronous Transfer Interrupt Control With One Enabled STIxy . . . . . 107
Figure 59	Timeslot Assignment on IOM-2 . . . . . 109
Figure 60	Examples for HDLC Controller Access . . . . . 110
Figure 61	Timeslot Assignment on S . . . . . 111
Figure 62	Mapping of Bits from IOM-2 to S . . . . . 111
Figure 63	Data Strobe Signal . . . . . 113
Figure 64	Strobed IOM-2 Bit Clock. Register SDS_CONF Programmed to 01H 114
Figure 65	Examples of MONITOR Channel Applications in IOM -2 TE Mode . . 115
Figure 66	MONITOR Channel Protocol (IOM-2) . . . . . 118
Figure 67	Monitor Channel, Transmission Abort Requested by the Receiver . . 121
Figure 68	Monitor Channel, Transmission Abort Requested by the Transmitter 121
Figure 69	Monitor Channel, Normal End of Transmission . . . . . 122
Figure 70	MONITOR Interrupt Structure . . . . . 125
Figure 71	CIC Interrupt Structure . . . . . 127
Figure 72	Applications of TIC Bus in IOM-2 Bus Configuration . . . . . 129
Figure 73	Structure of Last Octet of Ch2 on DU . . . . . 130
Figure 74	Structure of Last Octet of Ch2 on DD . . . . . 131
Figure 75	D-Channel Access Control on the S-Interface . . . . . 132

<b>List of Figures</b>	<b>Page</b>
Figure 76	Data Flow for Collision Resolution Procedure in Intelligent NT . . . . . 136
Figure 77	Deactivation of the IOM-2 Interface . . . . . 137
Figure 78	Activation of the IOM-2 interface . . . . . 138
Figure 79	RFIFO Operation . . . . . 148
Figure 80	Data Reception Procedures . . . . . 150
Figure 81	Reception Sequence Example . . . . . 151
Figure 82	Receive Data Flow . . . . . 152
Figure 83	Data Transmission Procedure . . . . . 157
Figure 84	Transmission Sequence Example . . . . . 158
Figure 85	Transmit Data Flow . . . . . 159
Figure 86	Interrupt Status Registers of the HDLC Controllers . . . . . 161
Figure 87	Layer 2 Test Loops . . . . . 162
Figure 88	Register Mapping of the IPAC-X . . . . . 164
Figure 89	Oscillator Circuits . . . . . 240
Figure 90	Input/Output Waveform for AC Tests . . . . . 241
Figure 91	IOM-2 Timing (TE mode) . . . . . 242
Figure 92	IOM-2 Timing (LT-S, LT-T, NT mode) . . . . . 243
Figure 93	Definition of Clock Period and Width . . . . . 244
Figure 94	SCI Interface . . . . . 245
Figure 95	Microprocessor Read Cycle . . . . . 246
Figure 96	Microprocessor Write Cycle . . . . . 246
Figure 97	Multiplexed Address Timing . . . . . 247
Figure 98	Non-Multiplexed Address Timing . . . . . 247
Figure 99	Microprocessor Read Timing . . . . . 248
Figure 100	Microprocessor Write Cycle . . . . . 248
Figure 101	Non-Multiplexed Address Timing . . . . . 248
Figure 102	Sampling Time in LT-S/NT Mode (M-Bit Input) . . . . . 250
Figure 103	Reset Signal RES . . . . . 251
Figure 104	Maximum Line Input Current . . . . . 254
Figure 105	Transformer Circuitry . . . . . 255

<b>List of Tables</b>	<b>Page</b>
Table 1	Comparison of the IPAC-X with the Previous Version IPAC: . . . . . 14
Table 2	IPAC-X Pin Definitions and Functions . . . . . 25
Table 3	Host Interface Selection . . . . . 34
Table 4	Header Byte Code . . . . . 36
Table 5	Bus Operation Modes . . . . . 39
Table 6	Reset Source Selection . . . . . 44
Table 7	IPAC-X Timers . . . . . 45
Table 8	S/Q-Bit Position Identification and Multi-Frame Structure . . . . . 52
Table 9	Clock Modes . . . . . 69
Table 10	Examples for Synchronous Transfer Interrupts . . . . . 105
Table 11	CDA Register Combinations with Correct Read/Write Access . . . . . 108
Table 12	Transmit Direction . . . . . 117
Table 13	Receive Direction . . . . . 117
Table 14	IPAC-X Configuration Settings in Intelligent NT Applications . . . . . 134
Table 15	AUX Pin Functions . . . . . 140
Table 16	IOM-2 Channel Selection . . . . . 141
Table 17	HDLC Controller Address Range . . . . . 143
Table 18	Receive Byte Count With RBC11...0 in the RBCHx/RBCLx Registers 147
Table 19	Receive Information at RME Interrupt . . . . . 153
Table 20	XPR Interrupt (Availability of XFIFOx) After XTF, XME Commands . 155

## **1 Overview**

The ISDN PC Adapter Circuit Extended IPAC-X integrates all necessary functions for a host based ISDN access solution on a single chip. It is based on the IPAC PSB 2115, and provides enhanced features and functionality.

It includes the S-transceiver (Layer 1), an HDLC controller for the D-channel and two protocol controllers for each B-channel. They can be used for HDLC protocol or transparent access.

The system integration is simplified by several configurations of the parallel microcontroller interface selected via pin strapping. They include multiplexed and demultiplexed interface selection as well as the optional indirect register access mechanism which reduces the number of necessary registers in the address space to 2 locations. The IPAC-X also provides a serial control interface (SCI).

The FIFO size of the cyclic B-channel buffers is 128 bytes per channel and per direction, with programmable block size (threshold). Besides TE mode the S-transceiver supports other terminal relevant operation modes like line termination subscriber side (LT-S) and line termination trunk side (LT-T). A multi-line ISDN solution to support both S and U line coding is simplified as well as multi-line solution with up to 3 S-interfaces.

An auxiliary I/O port has been added with interrupt capabilities on two input lines. These programmable I/O lines may be used to connect peripheral components to the IPAC-X which need software control or have to forward status information to the host.

Three programmable LED outputs can be used to indicate certain status information, one of them is capable to indicate the activation status of the S-interface automatically.

The IPAC-X is produced in advanced CMOS technology.

**Table 1 Comparison of the IPAC-X with the Previous Version IPAC:**

	<b>IPAC-X PSB 21150</b>	<b>IPAC PSB 2115</b>
Operating modes	TE, LT-T, LT-S, NT, Int. NT	TE, LT-T, LT-S, Int. NT
Supply voltage	3.3 V ± 5 %	5 V ± 5 %
Technology	CMOS	CMOS
Package	P-MQFP-64 / P-TQFP-64	P-MQFP-64 / P-TQFP-64
Transceiver Transformer ratio for the transmitter receiver	1:1 1:1	2:1 2:1
Test Functions	- Dig. loop via Layer 2 (TLP) - Layer 1 disable (DIS_TR) - Analog loop (LP_A-bit, EXLP-bit, ARL)	- Dig. loop via Layer 2(TLP) - Layer 1 disable (TEM) - Analog loop (ARL)
Microcontroller Interface	Serial interface (SCI)  8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux direct/ indirect Addressing	Not provided  8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux
Crystal	7.68 MHz	7.68 MHz
Buffered 7.68 MHz output	Provided	Provided
Controller data access to IOM-2 timeslots	All timeslots; various possibilities of data access	Restricted access to B- and IC-channel
Data control and manipulation	Various possibilities of data control and data manipulation (enable/disable, shifting, looping, switching)	B- and IC-channel looping
IOM-2		
IOM-2 Interface	Double clock (DCL), bit clock pin (BCL), serial data strobe 1 (SDS1) serial data strobe 2 (SDS2)	Double clock (DCL), bit clock (BCL), serial data strobe (SDS)

	<b>IPAC-X PSB 21150</b>	<b>IPAC PSB 2115</b>
Monitor channel programming	Provided (MON0, 1, 2, ..., 7)	Provided (MON0 or 1)
C/I channels	CI0 (4 bit), CI1 (4/6 bit)	CI0 (4 bit), CI1 (6 bit)
Layer 1 state machine	With changes for correspondence with the actual ITU specification	
Layer 1 state machine in software	Possible	Not possible
Support of IDSL (144kBit/s)	Provided (HDLC controller access, SDS1/2 signals active)	Not provided
D-channel HDLC support	D- and B-channel timeslots; non-auto mode, transparent mode 0-2, extended transparent mode	D-channel timeslot; auto mode, non-auto mode, transparent mode 1-3
D-channel FIFO size	64 bytes cyclic buffer per direction with programmable FIFO thresholds	2x32 bytes buffer per direction
B-channel HDLC support	D- and B-channel timeslots; non-auto mode, transparent mode 0-2, extended transparent mode	D-channel timeslot; non-auto mode, transparent mode 0,1 extended transparent mode
B-channel FIFO size	128 bytes cyclic buffer per direction for each channel with programmable FIFO thresholds	2x64 bytes buffer per direction
Reset Sources	$\overline{\text{RES}}$ Input Watchdog C/I Code Change $\overline{\text{EAW}}$ Pin Software Reset	RST Input Watchdog C/I Code Change EAW Pin
Interrupt Output Signals	$\overline{\text{INT}}$ low active (open drain) by default, reprogrammable to high active (push-pull)	Low active $\overline{\text{INT}}$



**Overview**

	<b>IPAC-X PSB 21150</b>	<b>IPAC PSB 2115</b>
8-bit Auxiliary Interface	Provided	Provided
PCM Interface	Not Provided	Provided
Functions FBOOUT, $\overline{\text{INT0/1}}$	Provided	Provided
Reset Signals	$\overline{\text{RES}}$ input signal $\overline{\text{RSTO}}$ output signal	RES input/output signal
Pin SCLK	1.536 MHz	512 kHz
Timeslots of arbitrary length	not available	available ("Clock Mode 5")



# IPAC-X ISDN PC Adapter Circuit

PSB/PSF 21150

## V 1.4

### 1.1 Features

- Single chip host based ISDN solution
- Based on IPAC PSB 2115, integrating ISAC-S and HSCX-TE functionality
- 8-bit parallel microcontroller interface, Motorola and Siemens/Intel bus type multiplexed or non-multiplexed, direct-/indirect register addressing
- Serial control interface (SCI)
- Microcontroller access to all IOM-2 timeslots
- Various types of protocol support (Non-auto mode, transparent mode, extended transparent mode)
- B-channel HDLC controllers with 128 byte FIFOs
- Flexible access to 18-bit timeslots (2B+D) on IOM-2 for IDSL support
- D-channel HDLC controller with 64 byte FIFOs
- IOM-2 interface in TE, LT-T, LT-S and NT mode, single/double clocks and two strobe signals
- D-channel priority handler on IOM-2 for intelligent NT applications
- Monitor channel handler (master/slave)
- IOM-2 MONITOR and C/I-channel protocol to control peripheral devices
- Full duplex 2B+D S/T-interface transceiver according to ITU-T I.430
- Conversion of the frame structure between the S/T-interface and IOM-2
- Receive timing recovery
- D-channel access control
- Activation and deactivation procedures with automatic activation from power down state
- Access to S and Q bits of S/T-interface




Type	Package
PSB/PSF 21150 H	P-MQFP-64-1
PSB/PSF 21150 F	P-TQFP-64-1

- Adaptively switched receive thresholds
- Auxiliary Interface with general purpose I/O pins and LED drivers
- Two programmable timers
- Watchdog timer
- Test loops
- Sophisticated power management for restricted power mode
- Power supply 3.3 V
- 3.3 V output drivers, inputs are 5 V safe
- Advanced CMOS technology

## 1.2 Logic Symbol

The logic symbol gives an overview of the IPAC-X functions. It must be noted that not all functions are available simultaneously, but depend on the selected mode.

Pins which are marked with a “ \* “ are multiplexed and not available in all modes.




**Figure 1 Logic Symbol of the IPAC-X**

### 1.3 Typical Applications

The IPAC-X can be used in a variety of applications like


- ISDN PC adapter card for S interface (**Figure 2**)
- ISDN PC adapter card for U or S interface (**Figure 3**)
- ISDN voice/data terminal (**Figure 4**)
- ISDN stand-alone terminal with POTS interface (**Figure 5**)

An ISDN adapter card for a PC is built around the IPAC-X using a USB, PCI or ISA Plug and Play interface device depending on the required PC interface. The IPAC-X can be connected to any bus interface logic as it provides a standard 8-bit parallel  $\mu$ C interface and a serial control interface (SCI).




**Figure 2 ISDN PC Adapter Card for S Interface**

An ISDN adapter card which supports both U and S interface may be realized using the IPAC-X together with the PSB 21911 IEC-Q TE. The S interface may be configured for TE or LT-S mode supporting intelligent NT applications.




**Figure 3 ISDN PC Adapter Card for U or S Interface**

The figure below shows a voice data terminal developed on a PC card where the IPAC-X provides its functionality as data controller and S interface within a two chip solution. During ISDN calls the PSB 2163 ARCOFI-SP provides speakerphone functions and includes a DTMF generator. Additionally, a DTMF generator of keypad may be connected to the auxiliary interface of the IPAC-X.



**Figure 4 ISDN Voice/Data Terminal**


The IPAC-X can be integrated in a microcontroller based stand-alone terminal that is connected to the communications interface of a PC. The SICOFI2-TE PSB 2132 enables connection of analog terminals (e.g. telephone or fax) to the dual channel POTS interface.



**Figure 5 ISDN Stand-Alone Terminal with POTS Interface**



## 2 Pin Configuration



**Figure 6 Pin Configuration of the IPAC-X**

**Table 2 IPAC-X Pin Definitions and Functions**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
-------------------------------	--------	---	----------

**Host Interface**

19	A0	I	<ul style="list-style-type: none"> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Address Bus</b> Address bus transfers addresses from the microcontroller to the IPAC-X. For indirect address mode only A0 is valid (A1-A7 to be connected to VDD).</li> <li>• <b>Multiplexed Bus Mode:</b> Not used in multiplexed bus mode. In this case A0-A7 should directly be connected to VDD.</li> </ul>
20	A1	I	
21	A2	I	
22	A3	I	
23	A4	I	
24	A5	I	
25	A6	I	
26	A7	I	
9	AD0	I/O	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Transfers addresses from the microcontroller to the IPAC-X and data between the microcontroller and the IPAC-X.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Transfers data between the microcontroller and the IPAC-X.</li> </ul>
10	AD1	I/O	
11	AD2	I/O	
12	AD3	I/O	
13	AD4	I/O	
14	AD5	I/O	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD5 if the parallel interface is selected.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D5 if the parallel interface is selected.</li> </ul>
	SCL	I	