



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



SCOUT-DX

Siemens Codec with 2-Wire Data
Transceiver Featuring
Speakerphone Function

PSB 21373 Version 1.1

Wired
Communications



Never stop thinking.

Data Sheet

Revision History: 2002-05-13

DS 3

Previous Version: Prel. Data Sheet, DS2

Page	Subjects (major changes since last revision)
Page 32	Figure 10 with clock signals added
Page 62	BCL=' 0' changed to BCL='1'
Page 80	BCL changed from 'low' to 'high'
Page 106	Note regarding AXI input added
Page 143	Recommendation regarding CRAM programming modified
Page 158	BCL is inverted compared to last description (DS1); figure 75 added
Page 161	'Rising' BCL edge changed to 'falling' edge
Page 232	Figure 80 (BCL)modified
Page 234	SDX output delay added
Page 236	DC characteristics of transceiver modified

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>.

Edition 2002-05-13

Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München, Germany

© Infineon Technologies AG 11/24/04.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Table of Contents		Page
1	Overview	9
1.1	Features	10
1.2	Pin Configuration	12
1.3	Logic Symbol	13
1.4	Pin Definitions and Function	14
1.5	Typical Applications	17
1.6	General Functions and Device Architecture	19
2	Interfaces	21
2.1	Microcontroller Interface	22
2.1.1	Serial Control Interface (SCI)	23
2.1.1.1	Programming Sequences	25
2.1.2	Interrupt Structure and Logic	29
2.1.3	Microcontroller Clock Generation	31
2.2	IOM-2 Interface	32
2.2.1	IOM-2 Frame Structure	33
2.2.2	IOM-2 Handler	34
2.2.2.1	Controller Data Access (CDA)	36
2.2.2.1.1	Looping and Shifting Data	37
2.2.2.1.2	Monitoring Data	39
2.2.2.1.3	Monitoring TIC Bus	39
2.2.2.1.4	Synchronous Transfer	40
2.2.3	Serial Data Strobe Signal and strobed Data Clock	44
2.2.3.1	Serial Data Strobe Signal	45
2.2.3.2	Strobed IOM Bit Clock	46
2.2.4	IOM-2 Monitor Channel	47
2.2.4.1	Handshake Procedure	49
2.2.4.2	Error Treatment	52
2.2.4.3	MONITOR Channel Programming as a Master Device	54
2.2.4.4	MONITOR Channel Programming as a Slave Device	54
2.2.4.5	MONITOR Time-Out Procedure	56
2.2.4.6	MONITOR Interrupt Logic	57
2.2.5	C/I Channel Handling	58
2.2.5.1	CIC Interrupt Logic	58
2.2.6	Settings after Reset (see also chapter 7.3)	59
2.2.7	D-Channel Access Control	60
2.2.7.1	TIC Bus D-Channel Access Control	60
2.2.8	Activation/Deactivation of IOM-2 Interface	62
2.3	Line Interface	65
2.3.1	Burst Frame	65
2.3.2	Transceiver Timing	67
2.3.3	Data Transfer and Delay between IOM and Line Interface	67
2.3.4	Control of the Line Interface	68

Table of Contents		Page
2.3.4.1	Internal Layer-1 State machine	68
2.3.4.1.1	State Transition Diagram	69
2.3.4.1.2	States	71
2.3.4.1.3	C/I Commands	73
2.3.4.1.4	Receive Infos on the Line (Downstream)	73
2.3.4.1.5	Reset	73
2.3.4.1.6	C/I Indications	74
2.3.4.1.7	Transmit Infos on the Line (Upstream)	75
2.3.4.1.8	Example of Activation/Deactivation	76
2.3.4.2	External Layer-1 State machine	77
2.3.4.2.1	Activation initiated by the Terminal (TE, SCOUT-DX)	78
2.3.4.2.2	Activation initiated by the Line Termination LT	79
2.3.5	Level Detection Power Down	80
2.3.6	Transceiver Enable/Disable	80
2.3.7	Test Functions	81
2.3.7.1	Line Transceiver Test	81
2.3.7.2	Test Signals on the Line Interface	81
2.3.8	Transmitter Characteristics	82
2.3.9	Receiver Characteristics	84
2.3.10	Line Interface Circuitry	84
3	HDLC Controller	85
3.1	Message Transfer Modes	85
3.1.1	Non-Auto Mode (MDS2-0 = '01x')	86
3.1.2	Transparent Mode 0 (MDS2-0 = '110').	86
3.1.3	Transparent Mode 1 (MDS2-0 = '111').	86
3.1.4	Transparent Mode 2 (MDS2-0 = '101').	86
3.1.5	Extended Transparent Mode (MDS2-0 = '100').	86
3.2	Data Reception	86
3.2.1	Structure and Control of the Receive FIFO	86
3.2.1.1	General Description	86
3.2.1.2	Possible Error Conditions during Reception of Frames	90
3.2.1.3	Data Reception Procedure	91
3.2.2	Receive Frame Structure	93
3.3	Data Transmission	95
3.3.1	Structure and Control of the Transmit FIFO	95
3.3.1.1	General Description	95
3.3.1.2	Possible Error Conditions during Transmission of Frames	97
3.3.1.3	Data Transmission Procedure	98
3.3.2	Transmit Frame Structure	100
3.4	Access to IOM Channels	100
3.5	Extended Transparent Mode	101
3.5.1	Transmitter	101

Table of Contents		Page
3.5.2	Receiver	101
3.6	HDLC Controller Interrupts	102
3.7	Test Functions	103
4	Codec	104
4.1	Analog Front End (AFE) Description	105
4.1.1	AFE Attenuation Plan	106
4.2	Signal Processor (DSP) Description	108
4.2.1	Transmit Signal Processing	110
4.2.2	Receive Signal Processing	110
4.2.3	Programmable Coefficients for Transmit and Receive	112
4.3	Tone Generation	113
4.3.1	Four Signal Generators	113
4.3.2	Sequence Generator	113
4.3.3	Control Generator	116
4.3.4	Tone Filter	117
4.3.5	Tone Level Adjustment	119
4.3.6	DTMF Mode	119
4.4	Speakerphone Support	121
4.4.1	Attenuation Control Unit	122
4.4.2	Speakerphone Test Function and Self Adaption	123
4.4.3	Speech Detector	123
4.4.3.1	Background Noise Monitor	124
4.4.3.2	Signal Processing	125
4.4.4	Speech Comparators (SC)	126
4.4.4.1	Speech Comparator at the Acoustic Side (SCAE)	127
4.4.4.2	Speech Comparator at the Line Side (SCLE)	130
4.4.4.3	Automatic Gain Control of the Transmit Direction (AGCX)	132
4.4.5	Automatic Gain Control of the Receive Direction (AGCR)	135
4.4.6	Speakerphone Coefficient Set	138
4.5	Controlled Monitoring	140
4.6	Voice Data Manipulation	140
4.7	Test Functions	142
4.8	Programming of the Codec	143
4.8.1	Indirect Programming of the Codec (SOP, COP, XOP)	143
4.8.1.1	Description of the Command Word (CMDW)	144
4.8.2	Direct Programming of the Codec	146
4.8.2.1	CRAM Back-Up Procedure	146
4.8.3	Reference Tables for the Register and CRAM Locations	148
5	Clock Generation	157
5.1	Jitter	158
5.1.1	Jitter on IOM-2	158

Table of Contents		Page
5.1.2	Jitter on the Line Interface	158
5.1.3	Jitter on MCLK	158
6	Reset	159
6.1	Reset Source Selection	160
6.2	External Reset Input	161
6.3	Software Reset Register (SRES)	161
6.4	Pin Behavior during Reset	161
7	Detailed Register Description	162
7.1	HDLC Control and C/I Registers	169
7.1.1	RFIFO - Receive FIFO	169
7.1.2	XFIFO - Transmit FIFO	169
7.1.3	ISTAH - Interrupt Status Register HDLC	170
7.1.4	MASKH - Mask Register HDLC	171
7.1.5	STAR - Status Register	171
7.1.6	CMDR - Command Register	172
7.1.7	MODEH - Mode Register	173
7.1.8	EXMR- Extended Mode Register	174
7.1.9	TIMR - Timer Register	176
7.1.10	SAP1 - SAPI1 Register	176
7.1.11	RBCL - Receive Frame Byte Count Low	177
7.1.12	SAP2 - SAPI2 Register	177
7.1.13	RBCH - Receive Frame Byte Count High	178
7.1.14	TEI1 - TEI1 Register 1	178
7.1.15	RSTA - Receive Status Register	179
7.1.16	TEI2 - TEI2 Register	180
7.1.17	TMH -Test Mode Register HDLC	180
7.1.18	CIR0 - Command/Indication Receive 0	182
7.1.19	CIX0 - Command/Indication Transmit 0	183
7.1.20	CIR1 - Command/Indication Receive 1	183
7.1.21	CIX1 - Command/Indication Transmit 1	184
7.2	Transceiver, Interrupt and General Configuration Registers	185
7.2.1	TR_CONF0 - Transceiver Configuration Register	185
7.2.2	TR_CONF1 - Receiver Configuration Register	186
7.2.3	TR_CONF2 - Transmitter Configuration Register	186
7.2.4	TR_STA - Transceiver Status Register	187
7.2.5	TR_CMD - Transceiver Command Register	188
7.2.6	ISTATR - Interrupt Status Register Transceiver	189
7.2.7	MASKTR - Mask Transceiver Interrupt	189
7.2.8	ISTA - Interrupt Status Register	190
7.2.9	MASK - Mask Register	191
7.2.10	MODE1 - Mode1 Register	191

Table of Contents		Page
7.2.11	MODE2 - Mode2 Register	193
7.2.12	ID - Identification Register	194
7.2.13	SRES - Software Reset Register	194
7.3	IOM-2 and MONITOR Handler	195
7.3.1	CDAXy - Controller Data Access Register xy	195
7.3.2	XXX_TSDPxy - Time Slot and Data Port Selection for CHxy	196
7.3.3	CDAX_CR - Control Register Controller Data Access CH1x	197
7.3.4	CO_CR - Control Register Codec Data	198
7.3.5	TR_CR - Control Register Transceiver Data	198
7.3.6	HCI_CR - Control Register for HDLC and C11 Data	199
7.3.7	MON_CR - Control Register Monitor Data	199
7.3.8	SDSx_CR - Control Register Serial Data Strobe x	200
7.3.9	IOM_CR - Control Register IOM Data	201
7.3.10	MCDA - Monitoring CDA Bits	202
7.3.11	STI - Synchronous Transfer Interrupt	203
7.3.12	ASTI - Acknowledge Synchronous Transfer Interrupt	204
7.3.13	MSTI - Mask Synchronous Transfer Interrupt	204
7.3.14	SDS_CONF - Configuration Register for Serial Data Strokes	205
7.3.15	MOR - MONITOR Receive Channel	205
7.3.16	MOX - MONITOR Transmit Channel	205
7.3.17	MOSR - MONITOR Interrupt Status Register	206
7.3.18	MOCR - MONITOR Control Register	207
7.3.19	MSTA - MONITOR Status Register	208
7.3.20	MCONF - MONITOR Configuration Register	208
7.4	Codec Configuration Registers	209
7.4.1	General Configuration Register (GCR)	209
7.4.2	Programmable Filter Configuration Register (PFCR)	210
7.4.3	Tone Generator Configuration Register (TGCR)	211
7.4.4	Tone Generator Switch Register (TGSR)	212
7.4.5	AFE Configuration Register (ACR)	213
7.4.6	AFE Transmit Configuration Register (ATCR)	214
7.4.7	AFE Receive Configuration Register (ARCR)	215
7.4.8	Data Format Register (DFR)	216
7.4.9	Data Source Selection Register (DSSR)	217
7.4.10	Extended Configuration (XCR) and Status (XSR) Register	218
7.4.11	Mask Channel x Register (MASKxR)	220
7.4.12	Test Function Configuration Register (TFCR)	221
7.4.13	CRAM Control (CCR) and Status (CSR) Register	222
7.4.14	CRAM (Coefficient RAM)	224
8	Electrical Characteristics	228
8.1	Electrical Characteristics (general)	228
8.1.1	Absolute Maximum Ratings	228

Table of Contents		Page
8.1.2	DC-Characteristics228
8.1.3	Capacitances229
8.1.4	Oscillator Specification230
8.1.5	AC Characteristics231
8.1.6	IOM-2 Interface Timing232
8.1.7	Microcontroller Interface Timing234
8.1.7.1	Serial Control Interface (SCI) Timing234
8.1.8	Reset235
8.2	Electrical Characteristics (Transceiver)236
8.3	Electrical Characteristics (Codec)238
8.3.1	DC Characterisics238
8.3.2	Analog Front End Input Characteristics240
8.3.3	Analog Front End Output Characteristics240
9	Package Outlines241

1 Overview

The SCOUT™-DX integrates all necessary functions for the completion of a cost effective digital voice terminal solution.

The SCOUT-DX combines the functionality of the ARCOFI®-SP PSB 2163 (Audio Ringing Codec Filter with Speakerphone) and a two wire line interface¹⁾ on a single chip.

The SCOUT-DX is suited for the use in basic PBX voice terminals just as, in combination with an additional device on the modular IOM®-2 interface, in high end featurephones e.g. with acoustic echo cancellation.

The transceiver implements the subscriber access functions for a digital terminal to be connected to the two wire line interface. It covers complete layer-1 and basic layer-2 functions for digital terminals.

The codec performs encoding, decoding, filtering functions and tone generation (ringing, audible feedback tones and DTMF signal). An analog front end offers three analog inputs and two analog outputs with programmable amplifiers.

The IOM-2 interface allows a modular design with functional extensions (e.g. acoustic echo cancellation, modem extension) by connecting other voice/data devices to the SCOUT-DX.

A serial microcontroller interface (SCI) is supported.

The SCOUT-DX is a CMOS device offered in a P-MQFP-44 package and operates with a 5 V supply.

¹⁾ compatible to TP3406 of *National Semiconductor Corporation*

Siemens Codec with 2-Wire Data Transceiver Featuring Speakerphone Function SCOUT-DX


PSB 21373

Version 1.1

CMOS

1.1 Features

- Serial control interface (SCI)
- IOM-2 interface in TE mode, single/double clock, two serial data strobe signals
- Various possibilities of microcontroller data access, data control and data manipulation to all IOM-2 timeslots
- Power supply 5 V
- Monitor channel handler (master/slave)



- Sophisticated power management for restricted power mode
- Programmable microcontroller clock output and reset (input/output) pins
- Advanced CMOS technology

Transceiver part

- Two wire transceiver with AMI coded 2B+D channels for loop length up to 1.8 km (6 kft)
- Conversion of the frame structure between the two wire line interface and IOM-2
- Receive timing recovery
- Continuously adapted receive thresholds
- Activation and deactivation procedures with automatic activation from power down state
- HDLC controller. Access to B1, B2 or D channels or the combination of them e.g. for 144 kbit data transmission (2B+D)
- FIFO buffer with 64 bytes per direction and programmable FIFO thresholds for efficient transfer of data packets

Type	Package
PSB 21373	P-MQFP-44-1

- Implementation of IOM-2 MONITOR and C/I-channel protocol to control peripheral devices
- Realization of layer 1 state machine in software possible
- Watchdog timer
- Programmable reset sources
- Test loops and functions

Codec part

- Applications in digital terminal equipment featuring voice functions
- Digital signal processing performs all CODEC functions
- Fully compatible with the ITU-T G.712 and ETSI (NET33) specification
- PCM A-Law/ μ -Law (ITU-T G.711) and 8/16-bit linear data; maskable codec data
- Flexible configuration of all internal functions
- Three analog inputs for the handset microphone , the speakerphone and the headset
- Two differential outputs for a handset ear piece (200 Ω) and a loudspeaker (50 Ω)
- Flexible test and maintenance loopbacks in the analog front end and the digital signal processor
- Independent gain programmable amplifiers for all analog inputs and outputs
- Full digital speakerphone and loud hearing support without any external components (speakerphone test and optimization function is available)
- Enhanced voice data manipulation for features like:
 - Three-party conferencing
 - Voice monitoring
- Two transducer correction filters
- Side tone gain adjustment
- Flexible DTMF, tone and ringing generator
- Direct and indirect CRAM access

1.2 Pin Configuration




Figure 1
Pin Configuration

1.3 Logic Symbol




Figure 2
Logic Symbol of the SCOUT-DX in P-MQFP-44

1.4 Pin Definitions and Function

Table 1

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
			Power supply (5 V ± 5 %)
31	V_{DDL}	–	Supply voltage for line driver
16	V_{DDD}	–	Supply voltage for digital parts
36	V_{DDA}	–	Supply voltage for analog parts
1	V_{DDP}	–	Supply voltage for loudspeaker
27	V_{DDPLL}	–	Supply voltage for internal PLL
30	V_{SSL}	–	Ground for line driver
17	V_{SSD}	–	Ground for digital parts
37	V_{SSA}	–	Ground for analog parts
3	V_{SSP}	–	Ground for loudspeaker
26	V_{SSPLL}	–	Ground for internal PLL
			IOM-2 Interface
21	DD	I/OD/O	Data Downstream
22	DU	I/OD/O	Data Upstream
25	FSC	I/O	Frame Synchronization Clock (8 kHz)
24	DCL	I/O	Data Clock (double clock, 1.536 MHz)
23	BCL	O	Bit Clock (768kHz)
11	SDS1	O	Programmable strobe signal or bit clock
10	$\overline{\text{RSTO}}$ / SDS2	OD O	Reset Output (active low) Strobe signal for each IOM[®] time slot and/or D channel indication (programmable)
			RESET
9	$\overline{\text{RST}}$	I	Reset (active low)

Table 1

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
			Transceiver
32	L1a	I/O	Line Interface
33	L1b	I/O	
13	XTAL2	OI	Oscillator output
14	XTAL1	I	Oscillator or 15.36 MHz input
15	$\overline{\text{EAW}}$	I	External Awake. A low level on this input starts the oscillator from the power down state and generates a reset pulse if enabled (see chapter 7.2.10)
			Microcontroller Interface
7	$\overline{\text{CS}}$	I	Chip Select (active low)
8	$\overline{\text{INT}}$	OD	Interrupt request (active low)
12	MCLK	O	Microcontroller Clock
18	SCLK	I	Clock for the serial control interface
19	SDR	I	Serial Data Receive
20	SDX	OD/O	Serial Data Transmit

Table 1

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
38	V_{REF}	O	Analog Frontend 2.4 V Reference voltage for biasing external circuitry. An external capacity of ≥ 100 nF has to be connected.
39	BGREF	I/O	Reference Bandgap voltage for internal references. An external capacity of ≥ 22 nF has to be connected.
40	AXI	I	Single-ended Auxiliary Input
44	MIP1	I	Symmetrical differential Microphone Input 1
43	MIN1	I	
42	MIP2	I	
41	MIN2	I	Symmetrical differential Microphone Input 2
5	HOP	O	Differential Handset ear piece Output for 200 Ω transducers
6	HON	O	
2	LSP	O	Differential Loudspeaker output for 50 Ω
4	LSN	O	
28	reserved	I	Reserved Pins This input is not used for normal operation and must be connected to <i>VDD</i> .
29	reserved	I	This input is not used for normal operation and must be connected to <i>VSS</i> .
34	reserved	I	This input is not used for normal operation and must be connected to <i>VDD</i> .
35	reserved	I	This input is not used for normal operation and must be connected to <i>VDD</i> .

1.5 Typical Applications

The SCOUT-DX can be used in a variety of applications like

- PBX voice terminal with speakerphone (**Figure 3**)
- PBX voice terminal as featurephone with acoustic echo cancellation (**Figure 4**)
- PBX voice terminal with tip/ring extension (**Figure 5**)




Figure 3
PBX Voice Terminal with Speakerphone




Figure 4
PBX Voice Terminal as Featurephone with Acoustic Echo Cancellation




Figure 5
PBX Voice Terminal with Tip/Ring Extension

1.6 General Functions and Device Architecture

Figure 6 shows the architecture of the SCOUT-DX containing the following functional blocks:

- Two wire line interface
- Serial microcontroller interface
- HDLC controller with 64 byte FIFOs per direction and programmable FIFO threshold
- IOM-2 handler and interface for terminal application, MONITOR handler
- Clock and timing generation
- Digital PLL to synchronize IOM-2 to the line interface
- Reset generation (watchdog timer)
- Analog Front End (AFE) of the codec part
- Digital Signal Processor (DSP) for codec/filter functions, tone generation, voice data manipulation and speakerphone function

These functional blocks are described in the following chapters.




Figure 6
Architecture of the SCOUT-DX

2 Interfaces

The SCOUT-DX provides the following interfaces:

- Serial microcontroller interface together with a reset and microcontroller clock generation.
- IOM-2 interface as an universal backplane for terminals
- Line interface towards the two wire subscriber line
- Analog Front End (AFE) as interface between the analog transducers and the digital signal processor of the codec part

The microcontroller and IOM-2 interface are described in **chapter 2.1** or **2.2** respectively. The line interface is described in the **chapter 2.3**, the analog front end (AFE) in **chapter 4.1**

2.1 Microcontroller Interface

The SCOUT-DX supports a serial microcontroller interface. For applications where no controller is connected to the SCOUT-DX microcontroller interface programming is done via the IOM-2 MONITOR channel from a master device. In such applications the SCOUT-DX operates in the IOM-2 slave mode (refer to the corresponding chapter of the IOM-2 MONITOR handler).

The interface selections are all done by pinstrapping. The possible interface selections are listed in **table 2**. The selection pins are evaluated when the reset input $\overline{\text{RST}}$ is released. For the pin levels stated in the tables the following is defined:

'High': dynamic pin value which must be 'High' when the pin level is evaluated
 V_{DD} , V_{SS} : static 'High' or 'Low' level

Table 2
Interface Selection

$\overline{\text{PIN}}$ $\overline{\text{CS}}$	Interface Type/Mode
'High'	Serial Control Interface (SCI)
V_{SS}	IOM-2 MONITOR Channel (Slave Mode)

The mapping of all accessible registers can be found in **figure 76** in **chapter 7**. The microcontroller interface also consists of a microcontroller clock generation at pin MCLK and an interrupt request at pin $\overline{\text{INT}}$.

2.1.1 Serial Control Interface (SCI)

The serial control interface (SCI) is compatible to the SPI interface of Motorola or Siemens C510 family of microcontrollers.

The SCI consists of 4 lines: SCLK, SDX, SDR and \overline{CS} . Data are transferred via the lines SDR and SDX at the rate given by SCLK. The falling edge of \overline{CS} indicates the beginning of a serial access to the registers. Incoming data is latched at the rising edge of SCLK and shifts out at the falling edge of SCLK. Each access must be terminated by a rising edge of \overline{CS} . Data is transferred in groups of 8-bits with the MSB first.

Figure 7 shows the timing of a one byte read/write access via the serial control interface.





Figure 7
Serial Control Interface Timing

2.1.1.1 Programming Sequences

The principle structure of a read/write access to the SCOUT-DX registers via the serial control interface is shown in **figure 8**.

write sequence:



read sequence:




Figure 8
Serial Command Structure

A new programming sequence starts with the transfer of a header byte. The header byte specifies different programming sequences allowing a flexible and optimized access to the individual functional blocks of the SCOUT-DX.

The possible sequences are listed in **table 3** and are described afterwards.

Table 3
Header Byte Code

Header Byte	Sequence	Sequence Type	Access to
00 _H	Cmd-Data-Data-Data	ARCOFI compatible, non-interleaved	Codec reg./CRAM (indirect)
08 _H		ARCOFI compatible, interleaved	
40 _H	Adr-Data-Adr-Data	non-interleaved	Address Range 00 _H -6F _H
44 _H			CRAM (80 _H -FF _H)
48 _H		interleaved	Address Range 00 _H -6F _H
4C _H			CRAM (80 _H -FF _H)