



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# INCA-D

Infineon Codec with DASL  
Transceiver and embedded  
Microcontroller Featuring Acoustic  
Echo Cancellation

PSB 21473 Version 1.3

Wired  
Communications



Never stop thinking.





For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>.

**Edition 2003-03-31**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 11/23/04.  
All Rights Reserved.**

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> .....	14
1.1	Features .....	15
1.1.1	16 bit CPU, Internal RAM and Memory Interface .....	15
1.1.2	General Purpose Timer Unit .....	15
1.1.3	Asynchronous/Synchronous Serial Interface (ASC) .....	16
1.1.4	Two Serial Channel Interfaces (SSC) .....	16
1.1.5	USB Interface .....	16
1.1.6	16 bit fixed-point DSP .....	16
1.1.7	Analog Front End .....	17
1.1.8	Transceiver .....	17
1.1.9	Terminal Specific Functions (TSF) .....	17
1.1.10	IOM-2 Handler .....	17
1.1.11	General Features .....	17
1.2	Logical Symbols .....	18
1.3	Typical Application .....	19
<b>2</b>	<b>Pin Descriptions</b> .....	20
2.1	Pin Configuration .....	20
2.2	Pin Definitions and Functions .....	22
<b>3</b>	<b>Architectural Overview</b> .....	31
3.1	Functional Block Diagram .....	31
3.2	Bus Systems .....	32
<b>4</b>	<b>Clock Concept</b> .....	33
4.1	Clock Generation .....	34
4.2	Terminal Specific Functions .....	35
4.3	USB .....	35
4.4	DSP .....	35
4.5	Microcontroller and Peripherals .....	36
4.6	AFE .....	38
4.7	IOM-2 clocks .....	38
4.8	Register Description of the Clock Concept Unit .....	39
<b>5</b>	<b>Memory Organization</b> .....	40
5.1	Internal ROM (Bootstrap Loader) .....	41
5.2	On Chip XRAM .....	41
5.3	Internal Dual-Port-RAM and SFR Area .....	41
5.4	XBUS Peripherals .....	42
5.5	System Stack .....	43
5.6	General Purpose Registers .....	43
5.7	PEC Source and Destination Pointers .....	44
5.8	Special Function Registers .....	45
5.9	External Memory Space .....	46

<b>Table of Contents</b>		<b>Page</b>
5.10	Crossing Memory Boundaries .....	47
<b>6</b>	<b>Central Processor Unit</b> .....	<b>48</b>
6.1	Instruction Pipelining .....	49
6.2	CPU Special Function Registers .....	51
6.3	PEC - Extension of Functionality .....	70
6.4	XBUS System Architecture .....	77
6.4.1	Bus Access Control .....	77
6.4.2	XBUS Peripheral Configuration Block .....	80
<b>7</b>	<b>Integrated OCDS Support</b> .....	<b>82</b>
7.1	Applications of OCDS .....	82
<b>8</b>	<b>Interrupts</b> .....	<b>84</b>
8.1	Interrupt System Structure .....	85
8.2	Combined Interrupt Sources .....	89
8.2.1	Interrupt Node 3 (USBINT) .....	89
8.2.2	Interrupt Node 4 (USBEPINT) .....	91
8.2.3	Interrupt Node 13 (COMB1INT) .....	92
8.2.4	Interrupt Node 14 (COMB2INT) .....	96
8.2.5	Normal Interrupt Processing and PEC Service .....	98
8.2.6	Interrupt System Register Description .....	98
8.3	Interrupt Control Registers .....	99
8.4	Operation of the PEC Channels .....	104
8.5	Prioritization of Interrupt and PEC Service Requests .....	107
8.6	Saving the Status during Interrupt Service .....	109
8.7	Interrupt Response Times .....	111
8.8	PEC Response Times .....	113
8.9	External Interrupts .....	115
8.10	Trap Functions .....	117
<b>9</b>	<b>Parallel Ports</b> .....	<b>123</b>
9.1	PORT0 .....	127
9.1.1	Alternate Functions of PORT0 .....	131
9.2	PORT1 .....	132
9.2.1	Alternate Functions of PORT1 .....	136
9.3	PORT2 .....	136
9.3.1	Alternate Functions of PORT2 .....	139
9.4	PORT3 .....	141
9.4.1	Alternate Functions of PORT3 .....	144
9.5	PORT4 .....	146
9.5.1	Alternate Functions of PORT4 .....	148
9.6	PORT6 .....	149
9.6.1	Alternate Functions of PORT6 .....	151

<b>Table of Contents</b>	<b>Page</b>
9.7	PORT7 ..... 152
9.7.1	Alternate Functions of PORT7 ..... 155
<b>10</b>	<b>Dedicated Pins ..... 156</b>
<b>11</b>	<b>The External Bus Interface ..... 159</b>
11.1	External Bus Modes ..... 160
11.2	Programmable Bus Characteristics ..... 168
11.3	Controlling the External Bus Controller ..... 172
11.4	EBC Idle State ..... 178
<b>12</b>	<b>The Watchdog Timer (WDT) ..... 180</b>
12.1	Operation of the Watchdog Timer ..... 181
<b>13</b>	<b>The Bootstrap Loader ..... 183</b>
13.1	Activation of ASC Bootstrap Loader ..... 183
13.2	Loading the Startup Code ..... 185
13.3	Transfer of User Program ..... 186
<b>14</b>	<b>General Purpose Timer Unit ..... 187</b>
14.1	Functional Description of Timer Block 1 ..... 188
14.1.1	Core Timer T3 ..... 189
14.1.2	Auxiliary Timers T2 and T4 ..... 198
14.2	Functional Description of Timer Block 2 ..... 205
14.2.1	Core Timer T6 ..... 206
14.2.2	Auxiliary Timer T5 ..... 209
14.2.3	Timer Concatenation ..... 211
14.2.4	Programming the GPT Unit ..... 217
14.3	GPT Registers ..... 218
<b>15</b>	<b>The Asynchronous / Synchr. Serial Interface ..... 229</b>
15.1	Functional Description ..... 229
15.1.1	Features ..... 229
15.1.2	Overview ..... 229
15.1.3	Register Description ..... 231
15.1.4	General Operation ..... 237
15.1.5	Asynchronous Operation ..... 237
15.1.5.1	Asynchronous Data Frames ..... 238
15.1.5.2	Asynchronous Transmission ..... 241
15.1.5.3	Asynchronous Reception ..... 242
15.1.5.4	IrDA Mode ..... 242
15.1.5.5	RXD/TXD Data Path Selection in Asynchronous Modes ..... 244
15.1.6	Synchronous Operation ..... 244
15.1.6.1	Synchronous Transmission ..... 245
15.1.6.2	Synchronous Reception ..... 246

<b>Table of Contents</b>	<b>Page</b>
15.1.6.3 Synchronous Timing .....	246
15.1.7 Baudrate Generation .....	247
15.1.7.1 Baudrates in Asynchronous Mode .....	248
15.1.7.2 Baudrates in Synchronous Mode .....	251
15.1.8 Hardware Error Detection Capabilities .....	253
15.1.9 Interrupts .....	253
<b>16 The High-Speed Synchronous Serial Interfaces .....</b>	<b>255</b>
16.1 Full-Duplex Operation .....	262
16.2 Half Duplex Operation .....	265
16.3 Baud Rate Generation .....	267
16.4 Error Detection Mechanisms .....	268
16.5 SSCx Interrupt Control .....	270
<b>17 IOM-2 Handler, TIC/CI Handler and HDLC Controller .....</b>	<b>271</b>
17.1 IOM2 Handler .....	271
17.1.1 IOM-2 Interface .....	272
17.1.2 Controller Data Access (CDA) .....	273
17.1.2.1 Looping and Shifting Data .....	275
17.1.3 Monitoring Data .....	279
17.1.4 Synchronous Transfer .....	280
17.1.5 Data transfer from and to the IOM-2 bus .....	283
17.1.5.1 Data Access on IOM-2 .....	283
17.1.6 Compare Feature for transfer unit 0 .....	287
17.1.7 Communication between DSP and IOM-2 .....	288
17.1.8 Serial Data Strobe Signal and strobed Data Clock .....	289
17.1.8.1 Serial Data Strobe Signal .....	289
17.1.8.2 Strobed IOM Bit Clock .....	290
17.1.9 Collision .....	291
17.2 TIC/CI Handler .....	291
17.2.1 Overview .....	291
17.2.2 C/I channel .....	292
17.2.3 CIC Interrupt Logic .....	292
17.2.4 TIC Bus Handler - Functional Description .....	293
17.3 HDLC Controller .....	295
17.3.1 Overview .....	295
17.3.2 Message Transfer Modes .....	295
17.3.3 Data Reception .....	298
17.3.3.1 General Description .....	298
17.3.3.2 Possible Error Conditions during Reception of Frames .....	301
17.3.3.3 Data Reception Procedure .....	301
17.3.4 Receive Frame Structure .....	304
17.3.5 Data Transmission .....	305



<b>Table of Contents</b>	<b>Page</b>
17.3.5.1	General Description . . . . . 305
17.3.5.2	Possible Error Conditions during Transmission of Frames . . . . . 307
17.3.5.3	Data Transmission Procedure . . . . . 307
17.3.5.4	Transmit Frame Structure . . . . . 309
17.3.6	Extended Transparent Mode . . . . . 310
17.3.6.1	Transmitter . . . . . 310
17.3.6.2	Receiver . . . . . 310
17.4	HDLC Controller Interrupts . . . . . 311
17.5	Register Description . . . . . 312
17.5.1	HDLC Control and C/I Registers . . . . . 318
17.5.1.1	RFIFO - Receive FIFO . . . . . 318
17.5.1.2	XFIFO - Transmit FIFO . . . . . 318
17.5.1.3	ISTAH - Interrupt Status Register HDLC . . . . . 318
17.5.1.4	MASKH - Mask Register HDLC . . . . . 320
17.5.1.5	STAR - Status Register . . . . . 320
17.5.1.6	CMDR - Command Register . . . . . 321
17.5.1.7	MODEH - Mode Register . . . . . 322
17.5.1.8	EXMR- Extended Mode Register . . . . . 323
17.5.1.9	SAP1 - SAPI1 Register . . . . . 325
17.5.1.10	RBCL - Receive Frame Byte Count Low . . . . . 325
17.5.1.11	SAP2 - SAPI2 Register . . . . . 325
17.5.1.12	RBCH - Receive Frame Byte Count High . . . . . 326
17.5.1.13	TEI1 - TEI1 Register 1 . . . . . 326
17.5.1.14	RSTA - Receive Status Register . . . . . 327
17.5.1.15	TEI2 - TEI2 Register . . . . . 328
17.5.1.16	TMH -Test Mode Register HDLC . . . . . 329
17.5.1.17	CIR0 - Command/Indication Receive 0 . . . . . 329
17.5.1.18	CIX0 - Command/Indication Transmit 0 . . . . . 330
17.5.1.19	CIR1 - Command/Indication Receive 1 . . . . . 331
17.5.1.20	CIX1 - Command/Indication Transmit 1 . . . . . 331
17.5.2	IOM Handler (CDA) Register . . . . . 332
17.5.2.1	CDAXy - Controller Data Access Register xy . . . . . 332
17.5.2.2	XXX_TSDPxy - Time Slot and Data Port Selection for CHxy . . . . . 332
17.5.2.3	CDAX_CR - Control Register Controller Data Access CH1x . . . . . 333
17.5.3	IOM Handler (Control register) . . . . . 335
17.5.3.1	TR_CR - Control Register Transceiver Data . . . . . 335
17.5.3.2	BCHx_CR - Control Register B-Channel Data . . . . . 335
17.5.3.3	DCI_CR - Control Register for HDLC and CI1 Data . . . . . 336
17.5.3.4	DCIC_CR - Control Register for HDLC and CI1 Data . . . . . 336
17.5.3.5	SDSx_CR - Control Register Serial Data Strobe x . . . . . 337
17.5.3.6	IOM_CR - Control Register IOM Data . . . . . 338
17.5.3.7	STI - Synchronous Transfer Interrupt . . . . . 339

<b>Table of Contents</b>	<b>Page</b>
17.5.3.8	ASTI - Acknowledge Synchronous Transfer Interrupt . . . . . 340
17.5.3.9	MSTI - Mask Synchronous Transfer Interrupt . . . . . 340
17.5.3.10	SDS_CONF - Configuration Register for Serial Data Strokes . . . . . 341
17.5.3.11	MCDA - Monitoring CDA Bits . . . . . 341
17.6	Interrupt and General Configuration . . . . . 341
17.6.1	ISTA - Interrupt Status Register . . . . . 341
17.6.2	MASK - Mask Register . . . . . 342
17.6.3	MODE1 - Mode1 Register . . . . . 343
17.6.4	ID - Identification Register . . . . . 343
17.6.5	SRES - Software Reset Register . . . . . 344
17.6.6	IOM Handler (Transfer Units) . . . . . 344
17.6.6.1	ITRDU - IOM Transfer Unit, Read/Write Register DU . . . . . 344
17.6.6.2	ITRDD - IOM Transfer Unit, Read/Write Register DD . . . . . 345
17.6.6.3	ITRICV - IOM Transfer Unit, Idle Code Value for transfer unit 0 . . . 345
17.6.6.4	ITR_CR - IOM Transfer Control Register Register . . . . . 345
17.6.6.5	ITR_MSK0 - IOM Transfer Time Slot and Data Port Sel. Reg. 0 . . . 346
17.6.6.6	ITR_MSKx - IOM Transfer Time Slot and Data Port Sel. Reg. 1 - 7 347
17.6.6.7	IWSR - IOM waitstates register . . . . . 347
<b>18</b>	<b>Line Transceiver . . . . . 349</b>
18.1	Wiring Configurations . . . . . 349
18.2	Line Coding, Frame Structure of the DASL interface . . . . . 349
18.3	Data Transfer and Delay between IBUS and DASL Interface . . . . . 350
18.4	Control of Layer 1 / State Machine . . . . . 351
18.4.1	State Machine . . . . . 353
18.4.1.1	States . . . . . 353
18.4.1.2	C/I Commands . . . . . 356
18.4.1.3	C/I Indications . . . . . 357
18.4.1.4	Receive Infos on the Line (Downstream) . . . . . 357
18.4.1.5	Transmit Infos on the Line (Upstream) . . . . . 358
18.4.2	C/I Codes . . . . . 358
18.5	Level Detection and Power Down . . . . . 359
18.6	Transceiver Enable/Disable . . . . . 359
18.7	Test Functions . . . . . 360
18.7.1	Line Transceiver Test . . . . . 360
18.7.2	Test Signals on the Line Interface . . . . . 360
18.8	Receive PLL (DPLL-Adjust Unit) . . . . . 360
18.9	Register Description . . . . . 361
18.9.1	TR_CONF0 - Transceiver Configuration Register . . . . . 362
18.9.2	TR_CONF1 - Receiver Configuration Register . . . . . 362
18.9.3	TR_CONF2 - Transmitter Configuration Register . . . . . 363
18.9.4	TR_STA - Transceiver Status Register . . . . . 363
18.9.5	TR_CMD - Transceiver Command Register . . . . . 364

<b>Table of Contents</b>		<b>Page</b>
18.9.6	ISTATR - Interrupt Status Register Transceiver .....	364
18.9.7	MASKTR - Mask Transceiver Interrupt .....	365
<b>19</b>	<b>Analog Front End</b> .....	<b>366</b>
19.1	Analog Front End (AFE) Description .....	366
19.2	External circuitry .....	368
<b>20</b>	<b>Digital Signal Processor</b> .....	<b>371</b>
20.1	Functional Units .....	371
20.1.1	Full Duplex Speakerphone .....	374
20.1.1.1	Echo Cancellation Unit .....	376
20.1.1.2	Echo Cancellation (Fullband Mode) .....	376
20.1.1.3	Echo Cancellation (Subband Mode) .....	379
20.1.2	Noise Reduction .....	381
20.1.3	Echo Suppression .....	383
20.1.3.1	Speech Detector .....	385
20.1.3.2	Speech Comparators (SC) .....	387
20.1.3.3	Attenuation Control .....	390
20.1.3.4	Echo Suppression Status Output .....	391
20.1.3.5	Automatic Gain Control .....	391
20.1.3.6	Fixed Gain .....	393
20.1.3.7	Mode Control .....	393
20.1.4	Line Echo Cancellation Unit .....	394
20.1.5	DTMF Detector .....	396
20.1.6	DTMF Generator .....	397
20.1.7	Interface to the Analog Front End .....	399
20.1.8	Universal Attenuator .....	400
20.1.9	Automatic Gain Control Unit .....	400
20.1.10	Noise Reduction Unit .....	401
20.1.11	Equalizer .....	402
20.1.12	Tone Generator .....	404
20.1.13	Peak Detector .....	407
20.1.14	Universal Summation Point .....	408
20.2	Digital Interfaces .....	409
20.2.1	Interface to IOM handler (Codec Digital Interface - CDI) .....	409
20.2.2	Parallel Interface to the DSP Domain PIDD .....	411
20.2.2.1	Interrupt .....	412
20.2.2.2	Abort .....	413
20.2.2.3	Revision Register .....	413
20.2.3	Hardware Configuration .....	414
20.3	Restrictions and Mutual Dependencies of Modules .....	414
20.4	DSP Register Description .....	418
20.4.1	PIDD Command Register .....	418

<b>Table of Contents</b>		<b>Page</b>
20.4.2	Status Register .....	419
20.4.3	Hardware Configuration Register .....	420
20.4.4	DSP address domain .....	421
<b>21</b>	<b>Terminal Specific Functions</b> .....	<b>507</b>
21.1	Keypad Scanner .....	507
21.2	LED Matrix Control for up to 24 LED's .....	510
21.3	TSF Global Register Description .....	512
21.3.1	Keypad Scanner Register Description .....	512
21.3.2	LED Multiplex Unit register description .....	514
<b>22</b>	<b>USB Module</b> .....	<b>515</b>
22.1	Introduction .....	515
22.2	USB Configurations .....	516
22.3	Transfer Modes .....	519
22.4	Memory Buffer .....	520
22.4.1	Overview .....	520
22.4.2	Single Buffer Mode .....	521
22.4.2.1	USB Write Access .....	521
22.4.2.2	USB Read Access .....	524
22.4.3	Dual Buffer Mode .....	527
22.4.4	Interruption of data transfers .....	533
22.5	Memory Buffer Organisation .....	534
22.5.1	Memory Buffer Address Generation .....	536
22.6	USB block activation .....	537
22.7	Initialization of USB Module .....	537
22.8	USB Device Framework .....	540
22.8.1	Enumeration Process .....	540
22.8.2	Control Transfers .....	540
22.8.2.1	Setup Stage .....	540
22.8.2.2	Data Stage .....	540
22.8.2.3	Status Stage .....	541
22.8.3	Standard Device Requests .....	541
22.8.4	GET_DESCRIPTOR .....	543
22.9	Onchip USB Transceiver .....	544
22.10	USB Registers Description. ....	546
22.10.1	USB Register handling interrupts .....	549
22.11	Detailed Register Description - USB Device Registers .....	559
22.11.1	Global Endpoint Stall Register (GESR) .....	559
22.11.2	Configuration Request Register (CIAR) .....	559
22.11.3	Global Endpoint Interrupt Request Register (GEPIR) .....	560
22.11.4	Configuration Request Interrupt Register (CIARI) .....	561
22.11.5	Configuration Request Interrupt Enable (CIARIE) .....	562

<b>Table of Contents</b>	<b>Page</b>
22.11.6 Device Control Register (DCR) .....	563
22.11.7 Device Power Down Register (DPWDR) .....	564
22.11.8 USB Device Interrupt Enable Register (DIER) .....	565
22.11.9 USB Device Interrupt Request Register (DIRR) .....	566
22.11.10 Device Setup and Status Register (DSSR) .....	567
22.11.11 Frame Number Register (FNR) .....	568
22.11.12 Device Get_Status Register (DGSR) .....	569
22.11.13 Interface Get_Status Register (IGSR) .....	570
22.11.14 Interface Select Registers (IFCSEL) .....	570
22.11.15 Enable Setup Token(ESTR) .....	571
22.11.16 Active Endpoint Number (ACTEP) .....	571
22.12 Detailed Register Description - USB Endpoint Registers .....	572
22.12.1 Endpoint Get_Status Register (EGSRn) .....	572
22.12.2 Endpoint Interrupt Enable Register (EPIEn) .....	573
22.12.3 Endpoint Interrupt Request Register (EPIRn) .....	574
22.12.4 Endpoint Buffer Control Register (EPBCn) .....	576
22.12.5 Endpoint Buffer Status Register (EPBSn) .....	577
22.12.6 Endpoint Base Address Register (EPBAn) .....	580
22.12.7 Endpoint Buffer Length Register (EPLn) .....	581
22.12.8 Address Offset Register (ADROFFn) .....	581
22.12.9 USB Data Register (USBVALn) .....	582
<b>23 Power Reduction Modes</b> .....	<b>583</b>
23.1 Sleep Mode of the CPU .....	583
23.2 Idle Mode of the CPU .....	584
23.3 Power Down Mode of the CPU .....	585
23.4 Status of Output Pins during Idle and Power Down Mode .....	586
23.5 Power Down Mode of Peripherals .....	587
23.6 Power Down Mode of the DSP .....	590
<b>24 System Reset</b> .....	<b>591</b>
24.1 Reset Types .....	593
24.1.1 Software Reset .....	594
24.1.2 WDT Reset .....	594
24.2 Reset Sequence Control .....	594
24.3 Reset Lengthening Control (Start Delay) .....	594
24.4 Power on reset .....	596
24.5 Software Reset for IOM-Handler and Transceiver .....	596
24.6 The INCA-D's Pins after Reset .....	596
24.6.1 Reset Output Pin .....	597
24.6.2 Watchdog Timer Operation after Reset .....	598
24.6.3 Reset and Power Down Mode of the DSP .....	598
24.7 Ports and External Bus Configuration during Reset .....	599



<b>Table of Contents</b>	<b>Page</b>
24.8 System Startup Configuration .....	600
<b>25 The Register Set</b> .....	<b>604</b>
25.1 Register Description Format .....	606
25.2 CPU General Purpose Registers (GPRs) .....	606
25.3 XBUS Special Function Registers ordered by Address .....	608
25.4 PD-Bus Special Function Registers ordered by Address .....	623
25.5 DSP Register Address Summary .....	630
<b>26 Electrical Characteristics</b> .....	<b>633</b>
26.1 Electrical Characteristics (general) .....	633
26.2 Recommended Operating Conditions .....	633
26.3 DC-Characteristics .....	634
26.4 Capacities .....	637
26.5 Oscillator Specification .....	637
26.6 AC Characteristics .....	639
26.6.1 AC Characteristics of the External Bus Interface .....	640
26.6.2 SSC0 and SSC1 Timing .....	651
26.6.3 ASC Timing Synchronous mode .....	652
26.7 IOM-2 Interface Timing .....	654
26.8 Electrical Characteristics Transceiver .....	656
26.9 USB Transceiver Characteristics .....	657
26.10 Electrical Characteristics Analog Front End .....	659
26.10.1 Transmission Characteristics .....	659
26.10.2 Analog Front End Input Characteristics .....	661
26.10.3 Analog Front End Output Characteristics .....	661
26.11 Electrical Characteristics DSP .....	662
<b>27 Package Outlines</b> .....	<b>663</b>

## **1 Overview**

The INCA-D integrates all necessary functions for the completion of a digital voice terminal solution.

The line transceiver of the INCA-D implements the subscriber access functions for a digital terminal to be connected to a two wire DASL interface. It covers complete layer-1 and basic layer-2 functions for digital terminals.

Different interfaces allow the connection to a variety of devices including an Full Speed USB interface for PC host communication.

The basic application of the INCA-D is the use in terminal equipment applications where microphone, loudspeaker, headset or handset can be directly connected to the Analog Frontend.

The Analog Front End and the integrated fixpoint DSP perform encoding, decoding, filtering functions and tone generation (ringing, audible feedback tones and DTMF signal). A full duplex echo cancellation mechanism provides high quality speakerphone functionality.

The INCA-D is a CMOS device and operates with a single 3.3V supply.

# Infineon Codec with DASL Transceiver and embedded Microcontroller Featuring Acoustic Echo Cancellation INCA-D

PSB 21473


Version 1.3

CMOS

## 1.1 Features

### 1.1.1 16 bit CPU, Internal RAM and Memory Interface

- Bootstrap Loader Function
- On Chip Memory: Dual Port SRAM (2 KBytes) & General Purpose SRAM (4 KBytes)
- On Chip Debug System OCDS (Level 1)



- Interrupt Controller supporting up to 27 nodes
- Peripheral Event Controller (PEC) for up to 8 channels
- External Memory Interface supporting 8 bit or 16 bit data, multiplexed and demultiplexed
- Up to 4 MBytes linear address space for external code and data
- 3 programmable Chip Selects
- Programmable Watchdog Timer

### 1.1.2 General Purpose Timer Unit

Timer Block 1:

- $f_{\text{Timer}}/4$  maximum resolution.
- 3 independent timers/counters.
- Timers/counters can be concatenated.
- 4 operating modes (timer, gated timer, counter, incremental).

Timer Block 2:

- $f_{\text{Timer}}/2$  maximum resolution.
- 2 independent timers/counters.
- Timers/counters can be concatenated.
- 3 operating modes (timer, gated timer, counter).
- Extended capture/reload functions via 16-bit Capture/Reload register CAPREL.

Type	Package
PSB 21473	P-TQFP-144

### 1.1.3 Asynchronous/Synchronous Serial Interface (ASC)

Full duplex asynchronous operating modes

- 8- or 9-bit data frames, LSB first
- Parity bit generation/checking
- One or two stop bits
- Baudrate from 1.5 MBaud to 0.3552 Baud (@24 MHz CPU clock)
- Multiprocessor mode for automatic address/data byte detection
- Loop-back capability

Half-duplex 8-bit synchronous operating mode

- Baudrate from 3 MBaud to 305.76 Baud (@ 24 MHz CPU clock)
- Double buffered transmitter/receiver

### 1.1.4 Two Serial Channel Interfaces (SSC)

- Master and slave mode operation
  - Full-duplex or half-duplex operation
  - Flexible data format
  - Programmable number of data bits : 2 to 16 bit
  - Programmable shift direction : LSB or MSB shift first
  - Programmable clock polarity : idle low or high state for the shift clock
  - Programmable clock/data phase : data shift with leading or trailing edge of SCLK
- 
- Baudrate generation from 12 MBaud to 183.1 Baud (@ 24 MHz module clock)

Interrupt generation

- on a transmitter empty condition
- on a receiver full condition
- on an error condition (receive, phase, baudrate, transmit error)

### 1.1.5 USB Interface

- USB specification v1.1 compliant
- 12 Mbit/s Full-Speed Mode
- 15 Interfaces and 7 Alternate Settings supported
- 15 SW-configurable Endpoints, in addition to the bi-directional Control Endpoint 0
- Flexible Memory Management to support Endpoint Buffer Sizes of up to 64 Bytes
- Each non-Control Endpoint can be either Isochronous, Bulk or Interrupt

### 1.1.6 16 bit fixed-point DSP

- Full-duplex echo cancellation with noise reduction

- PCM A-Law/ $\mu$ -Law (ITU-T G.711) and 8/16-bit linear data
- Two transducer correction filters
- Side tone gain adjustment
- Set of functional units as described (e.g. Tone Generator, DTMF Receiver)
- Access to two independent 16 bit time slots for up to three voice channels

### **1.1.7 Analog Front End**

- Three differential inputs for the handset, the speakerphone and the headset microphone
- Three differential outputs for a handset ear piece (200  $\Omega$ ), a headset (200  $\Omega$ ) and a loudspeaker
- 80 mW @ 25  $\Omega$  or 100 mW @ 20  $\Omega$  loudspeaker driver capability
- Flexible test and maintenance loop backs in the analog front end
- Gain programmable amplifiers for all analog inputs and outputs
- PCM Codec, fully compatible with the ITU-T G.712 and ETSI (NET33) specification
- Additional summing point to add the Tone Generator output signal and the analog converted audio output from the DSP. The result is fed to the loudspeaker.

### **1.1.8 Transceiver**

- Two wire DASL transceiver with AMI coded 2B+D channels

### **1.1.9 Terminal Specific Functions (TSF)**

- Keypad Scanner for up to 45 keys
- LED Multiplex Unit (3\*8 LEDs)

### **1.1.10 IOM-2 Handler**

- IOM-2 Interface
- HDLC controller: Access to B1, B2 or D channels or the combination of them e.g. for 144 kbit data transmission (2B+D)
- 2\* 64 byte FIFO buffer for efficient D-channel transfer of data packets
- Implementation of C/I-channel protocol to control peripheral devices
- Test loops and functions
- Data Control Unit for fast data transfers from IOM-2 time slots to memory and vice versa


### **1.1.11 General Features**

- Power Management
- Single 15.36 MHz crystal
- On Chip PLL and a set of clock frequency divider
- 3.3V Single Supply Voltage



## 1.2 Logical Symbols


Figure 1-1 illustrates the logical symbol of the INCA-D.



**Figure 1-1 Logical Symbol TE mode**

### 1.3 Typical Application

The following figure illustrates the typical application in which the **INCA-D** is usually used.



**Figure 1-2 Basic Configuration**

## 2 Pin Descriptions

### 2.1 Pin Configuration

The pin configuration of the INCA-D is shown in figure 2-1.





Figure 2-1 Pin Configuration

The mapping of the pin configuration to the physical device is shown in figure 2-2.



**Figure 2-2 Mapping of pins to physical device**

## 2.2 Pin Definitions and Functions

**Table 2-1 Memory Interface and Control Signals**

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
62-69 52-59	<b>PORT0</b>  P0L.0- P0L.7: P0H.0- P0H.7:	I/O (OD)	PORT0 consists of the two 8-bit bidirectional I/O ports POL and POH. It is bitwise programmable for input or output via direction bits. It contains internal pull resistors. For external memory access, PORT0 serves as the data (D) bus in demultiplexed bus modes. Beside these functions, P0 serves for latching in the start-up configuration during reset.
70, 71, 74-79 80-87	<b>PORT1</b>  P1L.0- P1L.7 P1H.0- P1H.7	I/O (OD)	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bitwise programmable for input or output via direction bits. It contains internal pull resistors. For external memory access PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes.
95  100	<b>PORT4</b> P4.0- P4.5	I/O (OD)  O ... ... O	PORT4 is a 6-bit bidirectional I/O port. It is bitwise programmable for input or output via direction bits. It contains internal pull resistors. For external memory access Port4 can be used to output the segment address lines: P4.0 A16 : Least Significant Segment Address Line ... P4.5 A21: Most Significant Segment Address Line
113 114 115	<b>PORT6</b> P6.0 - P6.2	I/O, (OD)  O O O	PORT6 is a 3-bit bidirectional I/O port. It is bitwise programmable for input or output via direction bits. It contains internal pull resistors. P6.0 $\overline{CS0}$ Chip Select 0 P6.1 $\overline{CS1}$ Chip Select 1 P6.2 $\overline{CS2}$ Chip Select 2



**Pin Descriptions**

**Table 2-1 Memory Interface and Control Signals (cont'd)**

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
93	$\overline{RD}$	O	External Memory Read Strobe. $\overline{RD}$ is activated for every external instruction or data read access. (internal pull-up provided)
94	$\overline{WR/WRL}$	O	External Memory Write Strobe. In $\overline{WR}$ mode this pin is activated for every external data write access. In $\overline{WRL}$ mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection. (internal pull-up provided)
92	ALE	O	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes. (internal pull-down provided)

**Table 2-2 Serial Interfaces, Terminal Specific Functions**

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
	<b>PORT3</b> P3.0 - P3.15	I/O (OD possible at all pins)	PORT3 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits and it contains internal pull resistors.  The following PORT3 pins serve for alternate functions:
130		I/O	P3.0 MRST1 Master Receive Slave Transmit SSC1 / T5IN Timer 5 Input
131		I/O	P3.1 MTSR1 Master Transmit Slave Receive SSC1 / T4EUD Timer 4 External Up Down
134		I/O	P3.2 SCLK1 Shift Clock SSC1 / T2EUD Timer 2 External Up Down
135		O	P3.3 T3OUT Timer T3 Toggle Latch Output
136		I	P3.4 T3EUD Timer T3 External Up Down
137		I	P3.5 T4IN Timer T4 Input
138		I	P3.6 T3IN Timer T3 Input
139		I	P3.7 T2IN Timer T2 Input
140		I/O	P3.8 MRST0 Master Receive Slave Transmit SSC0 / T6IN Timer 6 Input
1		I/O	P3.9 MTSR0 Master Transmit Slave Receive SSC0 / T5EUD Timer T5 External Up Down
2		O	P3.10 TxD ASC Data transmit
3		I/O	P3.11 RxD ASC Data receive
4		O	P3.12 <u>BHE</u> External Memory High Byte Enable Signal <u>WRH</u> External Memory High Byte Write Strobe
5		O/I	P3.13 SCLK0 Shift Clock SSC0 / T6EUD Timer 6 External Up Down
10		O	P3.14 T6OUT Timer 6 output
11		I	P3.15 CAPIN GPT2 Capture Input

Pin Descriptions

**Table 2-2 Serial Interfaces, Terminal Specific Functions (cont'd)**

Pin No.	Symbol	Input (I) Output (O) Open Drain (OD)	Function
	<b>PORT7</b> P7.0 - P7.9	I/O (OD)	<p>PORT7 is an 10-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. It contains internal pull resistors.</p> <p>As alternate function the following pins are used by the keyscanner</p> <p>P7.0 Keyscan of line 0</p>
120		I/O	P7.1 Keyscan of line 1
121		I/O	P7.2 Keyscan of line 2
122		I/O	P7.3 Keyscan of line 3
123		I/O	P7.4 Keyscan of line 4
124		I/O	P7.5 Keyscan of line 5
125		I/O	P7.6 Keyscan of line 6
126		I/O	P7.7 Keyscan of line 7
127		I/O	P7.8 Keyscan of line 8
128		I/O	P7.9 Keyscan of line 9
129		I/O	
	<b>PORT2</b> P2.0- P2.13	I/O (OD)	<p>PORT2 is a 14-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. It contains internal pull resistors.</p> <p>The following pins serve for alternate functions.</p> <p>P2.0 FEX0IN or SDS1</p> <p>P2.1 FEX1IN or SDS2</p> <p>P2.2 FEX2IN</p>
15		I/O	P2.3 LED multiplexing line 0
16		I/O	P2.4 LED multiplexing line 1
19		I/O	P2.5 LED multiplexing line 2
20		O	P2.6 LED multiplexing line 3
21		O	P2.7 LED multiplexing line 4
22		O	P2.8 LED multiplexing line 5
23		O	P2.9 LED multiplexing line 6
24		O	P2.10 LED multiplexing line 7
25		O	P2.11 LED multiplexing line 8
45		O	P2.12 LED multiplexing line 9
46		O	P2.13 LED multiplexing line 10
47		O	
48		O	
49		O	