



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ISAC-SX TE

ISDN Subscriber Access  
Controller for Terminals

PSB 3186, V 1.4

Wired  
Communications



Never stop thinking.

ABM<sup>®</sup>, ACE<sup>®</sup>, AOP<sup>®</sup>, ARCOFI<sup>®</sup>, ASM<sup>®</sup>, ASP<sup>®</sup>, DigiTape<sup>®</sup>, DuSLIC<sup>®</sup>, EPIC<sup>®</sup>, ELIC<sup>®</sup>, FALC<sup>®</sup>, GEMINAX<sup>®</sup>, IDEC<sup>®</sup>, INCA<sup>®</sup>, IOM<sup>®</sup>, IPAT<sup>®</sup>-2, ISAC<sup>®</sup>, ITAC<sup>®</sup>, IWE<sup>®</sup>, IWORX<sup>®</sup>, MUSAC<sup>®</sup>, MuSLIC<sup>®</sup>, OCTAT<sup>®</sup>, OptiPort<sup>®</sup>, POTSWIRE<sup>®</sup>, QUAT<sup>®</sup>, QuadFALC<sup>®</sup>, SCOUT<sup>®</sup>, SICAT<sup>®</sup>, SICOFI<sup>®</sup>, SIDEC<sup>®</sup>, SLICOFI<sup>®</sup>, SMINT<sup>®</sup>, SOCRATES<sup>®</sup>, VINETIC<sup>®</sup>, 10BaseV<sup>®</sup>, 10BaseVX<sup>®</sup> are registered trademarks of Infineon Technologies AG. 10BaseS<sup>™</sup>, EasyPort<sup>™</sup>, VDSLite<sup>™</sup> are trademarks of Infineon Technologies AG. Microsoft<sup>®</sup> is a registered trademark of Microsoft Corporation. Linux<sup>®</sup> is a registered trademark of Linus Torvalds.

The information in this document is subject to change without notice.

**Edition 2003-01-30**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2003.  
All Rights Reserved.**

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> .....	12
1.1	Features .....	15
1.2	Logic Symbol .....	17
1.3	Typical Applications .....	18
<b>2</b>	<b>Pin Configuration</b> .....	19
<b>3</b>	<b>Description of Functional Blocks</b> .....	25
3.1	General Functions and Device Architecture .....	25
3.2	Microcontroller Interfaces .....	27
3.2.1	Serial Control Interface (SCI) .....	28
3.2.1.1	Programming Sequences .....	29
3.2.2	Parallel Microcontroller Interface .....	31
3.2.3	Interrupt Structure .....	33
3.2.4	Reset Generation .....	34
3.2.5	Timer Modes .....	35
3.2.6	Activation Indication via Pin ACL .....	38
3.3	S/T-Interface .....	39
3.3.1	S/T-Interface Coding .....	40
3.3.2	S/T-Interface Multiframeing .....	42
3.3.3	Data Transfer and Delay between IOM-2 and S/T .....	44
3.3.4	Transmitter Characteristics .....	45
3.3.5	Receiver Characteristics .....	46
3.3.6	S/T Interface Circuitry .....	47
3.3.6.1	External Protection Circuitry .....	47
3.3.6.2	S-Transceiver Synchronization .....	50
3.3.7	S/T Interface Delay Compensation .....	50
3.3.8	Level Detection Power Down .....	50
3.3.9	Transceiver Enable/Disable .....	51
3.3.10	Test Functions .....	52
3.4	Clock Generation .....	54
3.4.1	Description of the Receive PLL (DPLL) .....	55
3.4.2	Jitter .....	55
3.4.3	Oscillator Clock Output C768 .....	56
3.5	Control of Layer-1 .....	57
3.5.1	State Machine TE Mode .....	59
3.5.1.1	State Transition Diagram (TE) .....	59
3.5.1.2	States (TE) .....	61
3.5.1.3	C/I Codes (TE) .....	63
3.5.1.4	Infos on S/T (TE) .....	65
3.5.2	Command/ Indicate Channel Codes (C/I0) - Overview .....	66
3.6	Control Procedures .....	67
3.6.1	Example of Activation/Deactivation .....	67

<b>Table of Contents</b>		<b>Page</b>
3.7	IOM-2 Interface .....	68
3.7.1	IOM-2 Handler .....	70
3.7.1.1	Controller Data Access (CDA) .....	72
3.7.2	Serial Data Strobe Signal and Strobed Data Clock .....	82
3.7.2.1	Serial Data Strobe Signal .....	82
3.7.2.2	Strobed IOM-2 Bit Clock .....	84
3.7.3	IOM-2 Monitor Channel .....	84
3.7.3.1	Handshake Procedure .....	86
3.7.3.2	Error Treatment .....	89
3.7.3.3	MONITOR Channel Programming as a Master Device .....	91
3.7.3.4	MONITOR Channel Programming as a Slave Device .....	91
3.7.3.5	Monitor Time-Out Procedure .....	92
3.7.3.6	MONITOR Interrupt Logic .....	93
3.7.4	C/I Channel Handling .....	93
3.7.5	D-Channel Access Control .....	95
3.7.5.1	TIC Bus D-Channel Access Control .....	95
3.7.5.2	S-Bus Priority Mechanism for D-Channel .....	97
3.7.6	Activation/Deactivation of IOM-2 Interface .....	100
3.8	HDLC Controller .....	102
3.8.1	Message Transfer Modes .....	102
3.8.2	Data Reception .....	104
3.8.2.1	Structure and Control of the Receive FIFO .....	104
3.8.2.2	Receive Frame Structure .....	109
3.8.3	Data Transmission .....	112
3.8.3.1	Structure and Control of the Transmit FIFO .....	112
3.8.3.2	Transmit Frame Structure .....	116
3.8.4	Access to IOM-2 Channels .....	117
3.8.5	Extended Transparent Mode .....	117
3.8.6	HDLC Controller Interrupts .....	118
3.9	Test Functions .....	119
<b>4</b>	<b>Detailed Register Description .....</b>	<b>121</b>
4.1	D-channel HDLC Control and C/I Registers .....	128
4.1.1	RFIFOD - Receive FIFO D-Channel .....	128
4.1.2	XFIFOD - Transmit FIFO D-Channel .....	128
4.1.3	ISTAD - Interrupt Status Register D-Channel .....	128
4.1.4	MASKD - Mask Register D-Channel .....	130
4.1.5	STARD - Status Register D-Channel .....	130
4.1.6	CMDRD - Command Register D-channel .....	131
4.1.7	MODED - Mode Register .....	132
4.1.8	EXMD1- Extended Mode Register D-channel 1 .....	134
4.1.9	TIMR1 - Timer 1 Register .....	135
4.1.10	SAP1 - SAPI1 Register .....	135

<b>Table of Contents</b>		<b>Page</b>
4.1.11	SAP2 - SAPI2 Register .....	136
4.1.12	RBCLD - Receive Frame Byte Count Low D-Channel .....	136
4.1.13	RBCHD - Receive Frame Byte Count High D-Channel .....	137
4.1.14	TEI1 - TEI1 Register 1 .....	137
4.1.15	TEI2 - TEI2 Register .....	138
4.1.16	RSTAD - Receive Status Register D-Channel .....	138
4.1.17	TMD -Test Mode Register D-Channel .....	140
4.1.18	CIR0 - Command/Indication Receive 0 .....	140
4.1.19	CIX0 - Command/Indication Transmit 0 .....	141
4.1.20	CIR1 - Command/Indication Receive 1 .....	142
4.1.21	CIX1 - Command/Indication Transmit 1 .....	142
4.2	Transceiver Registers .....	144
4.2.1	TR_CONF0 - Transceiver Configuration Register 0 .....	144
4.2.2	TR_CONF1 - Transceiver Configuration Register 1 .....	145
4.2.3	TR_CONF2 - Transmitter Configuration Register 2 .....	145
4.2.4	TR_STA - Transceiver Status Register .....	146
4.2.5	SQRR1 - S/Q-Channel Receive Register 1 .....	147
4.2.6	SQXR1- S/Q-Channel TX Register 1 .....	147
4.2.7	SQRR2 - S/Q-Channel Receive Register 2 .....	148
4.2.8	SQRR3 - S/Q-Channel Receive Register 3 .....	148
4.2.9	ISTATR - Interrupt Status Register Transceiver .....	148
4.2.10	MASKTR - Mask Transceiver Interrupt .....	149
4.2.11	ACFG2 - Auxiliary Configuration Register .....	149
4.3	IOM-2 and MONITOR Handler .....	151
4.3.1	CDAx <sub>y</sub> - Controller Data Access Register xy .....	151
4.3.2	XXX_TSDP <sub>xy</sub> - Time Slot and Data Port Selection for CH <sub>xy</sub> .....	151
4.3.3	CDAx_CR - Control Register Controller Data Access CH1 <sub>x</sub> .....	152
4.3.4	TR_CR - Control Register Transceiver Data (IOM_CR.CI_CS=0) ...	153
4.3.4.1	TRC_CR - Control Register Transceiver C/I0 (IOM_CR.CI_CS=1)	154
4.3.5	DCI_CR - Control Register for D and CI1 Handler (IOM_CR.CI_CS=0) .....	154
4.3.6	MON_CR - Control Register Monitor Data .....	156
4.3.7	SDS_CR - Control Register Serial Data Strobe .....	156
4.3.8	IOM_CR - Control Register IOM Data .....	157
4.3.9	STI - Synchronous Transfer Interrupt .....	159
4.3.10	ASTI - Acknowledge Synchronous Transfer Interrupt .....	159
4.3.11	MSTI - Mask Synchronous Transfer Interrupt .....	160
4.3.12	SDS_CONF - Configuration Register for Serial Data Strobe .....	160
4.3.13	MCDA - Monitoring CDA Bits .....	161
4.3.14	MOR - MONITOR Receive Channel .....	161
4.3.15	MOX - MONITOR Transmit Channel .....	162
4.3.16	MOSR - MONITOR Interrupt Status Register .....	162

<b>Table of Contents</b>		<b>Page</b>
4.3.17	MOCR - MONITOR Control Register .....	162
4.3.18	MSTA - MONITOR Status Register .....	163
4.3.19	MCONF - MONITOR Configuration Register .....	164
4.4	Interrupt and General Configuration .....	165
4.4.1	ISTA - Interrupt Status Register .....	165
4.4.2	MASK - Mask Register .....	166
4.4.3	AUXI - Auxiliary Interrupt Status Register .....	166
4.4.4	AUXM - Auxiliary Mask Register .....	167
4.4.5	MODE1 - Mode1 Register .....	167
4.4.6	MODE2 - Mode2 Register .....	169
4.4.7	ID - Identification Register .....	169
4.4.8	SRES - Software Reset Register .....	170
4.4.9	TIMR2 - Timer 2 Register .....	170
<b>5</b>	<b>Electrical Characteristics</b> .....	<b>172</b>
5.1	Absolute Maximum Ratings .....	172
5.2	DC Characteristics .....	173
5.3	Capacitances .....	174
5.4	Oscillator Specification .....	175
5.5	AC Characteristics .....	176
5.6	IOM-2 Interface Timing .....	177
5.7	Microcontroller Interface Timing .....	179
5.7.1	Serial Control Interface (SCI) Timing .....	179
5.7.2	Parallel Microcontroller Interface Timing .....	180
5.8	Reset .....	184
5.9	S-Transceiver .....	185
5.10	Recommended Transformer Specification .....	186
5.11	Line Overload Protection .....	187
5.12	EMC / ESD Aspects .....	188
<b>6</b>	<b>Package Outlines</b> .....	<b>189</b>
<b>7</b>	<b>Appendix</b> .....	<b>191</b>



<b>List of Figures</b>		<b>Page</b>
Figure 1	Logic Symbol of the ISAC-SX TE .....	17
Figure 2	Applications of the ISAC-SX TE .....	18
Figure 3	Pin Configuration of the ISAC-SX TE .....	19
Figure 4	Functional Block Diagram of the ISAC-SX TE .....	26
Figure 5	Serial Control Interface Timing .....	28
Figure 6	Serial Control Interface Timing .....	29
Figure 7	Direct/Indirect Register Address Mode .....	32
Figure 8	Interrupt Status and Mask Registers .....	33
Figure 9	Reset Generation .....	34
Figure 10	Timer Interrupt Status Registers .....	36
Figure 11	Timer 1 Register .....	37
Figure 12	Timer 2 Register .....	37
Figure 13	ACL Indication of Activated Layer 1 .....	38
Figure 14	ACL Configuration .....	38
Figure 15	Wiring Configurations in User Premises .....	40
Figure 16	S/T -Interface Line Code .....	41
Figure 17	Frame Structure at Reference Points S and T (ITU I.430) .....	41
Figure 18	Data Delay between IOM-2 and S/T Interface .....	44
Figure 19	Data Delay between IOM-2 and S/T Interface with S/G Bit Evaluation .....	45
Figure 20	Equivalent Internal Circuit of the Transmitter Stage .....	46
Figure 21	Equivalent Internal Circuit of the Receiver Stage .....	46
Figure 22	Connection of Line Transformers and Power Supply to the ISAC-SX TE .....	47
Figure 23	External Circuitry for Transmitter .....	48
Figure 24	External Circuitry for Symmetrical Receivers .....	49
Figure 25	External Circuitry for Symmetrical Receivers .....	50
Figure 26	Disabling of S/T Transmitter .....	51
Figure 27	External Loop at the S/T-Interface .....	52
Figure 28	Clock System of the ISAC-SX TE .....	54
Figure 29	Phase Relationships of ISAC-SX TE Clock Signals .....	55
Figure 30	Buffered Oscillator Clock Output .....	56
Figure 31	Layer-1 Control .....	57
Figure 32	State Diagram Notation .....	58
Figure 33	State Transition Diagram (TE) .....	60
Figure 34	State Transition Diagram of Unconditional Transitions (TE) .....	61
Figure 35	Example of Activation/Deactivation Initiated by the Terminal .....	67
Figure 36	IOM <sup>®</sup> -2 Frame Structure in Terminal Mode .....	69
Figure 37	Architecture of the IOM Handler (Example Configuration) .....	71
Figure 38	Data Access via CDAX1 and CDAX2 Register Pairs .....	73
Figure 39	Examples for Data Access via CDAXy Registers .....	74
Figure 40	Data Access when Looping T <sub>Sa</sub> from DU to DD .....	75
Figure 41	Data Access when Shifting T <sub>Sa</sub> to T <sub>Sb</sub> on DU (DD) .....	76

<b>List of Figures</b>		<b>Page</b>
Figure 42	Example for Monitoring Data . . . . .	77
Figure 43	Interrupt Structure of the Synchronous Data Transfer . . . . .	79
Figure 44	Examples for the Synchronous Transfer Interrupt Control with one Enabled STlxy . . . . .	80
Figure 45	Data Strobe Signal . . . . .	83
Figure 46	Strobed IOM-2 Bit Clock. Register SDS_CONF programmed to 01H .	84
Figure 47	Examples of MONITOR Channel Applications in IOM -2 TE Mode . . .	85
Figure 48	MONITOR Channel Protocol (IOM-2) . . . . .	87
Figure 49	Monitor Channel, Transmission Abort requested by the Receiver. . . .	90
Figure 50	Monitor Channel, Transmission Abort requested by the Transmitter. .	90
Figure 51	Monitor Channel, Normal End of Transmission . . . . .	90
Figure 52	MONITOR Interrupt Structure . . . . .	93
Figure 53	CIC Interrupt Structure. . . . .	95
Figure 54	Applications of TIC Bus in IOM-2 Bus Configuration . . . . .	96
Figure 55	Structure of Last Octet of Ch2 on DU . . . . .	97
Figure 56	Structure of Last Octet of Ch2 on DD . . . . .	98
Figure 57	D-Channel Access Control on the S-Interface . . . . .	99
Figure 58	Deactivation of the IOM-2 Interface . . . . .	100
Figure 59	Activation of the IOM-2 interface . . . . .	101
Figure 60	RFIFO Operation . . . . .	106
Figure 61	Data Reception Procedures. . . . .	108
Figure 62	Reception Sequence Example. . . . .	109
Figure 63	Receive Data Flow. . . . .	110
Figure 64	Data Transmission Procedure . . . . .	115
Figure 65	Transmission Sequence Example . . . . .	116
Figure 66	Transmit Data Flow . . . . .	116
Figure 67	Interrupt Status Registers of the HDLC Controllers . . . . .	118
Figure 68	Layer 2 Test Loops . . . . .	119
Figure 69	Register Mapping of the ISAC-SX TE . . . . .	121
Figure 70	Oscillator Circuits . . . . .	175
Figure 71	Input/Output Waveform for AC Tests. . . . .	176
Figure 72	IOM-2 Timing (TE mode) . . . . .	177
Figure 73	Definition of Clock Period and Width . . . . .	178
Figure 74	SCI Interface . . . . .	179
Figure 75	Microprocessor Read Cycle. . . . .	180
Figure 76	Microprocessor Write Cycle . . . . .	180
Figure 77	Multiplexed Address Timing. . . . .	180
Figure 78	Non-Multiplexed Address Timing . . . . .	181
Figure 79	Microprocessor Read Timing . . . . .	181
Figure 80	Microprocessor Write Cycle . . . . .	182
Figure 81	Non-Multiplexed Address Timing . . . . .	183
Figure 82	Reset Signal RES . . . . .	184

Figure 83	Maximum Line Input Current . . . . .	187
Figure 84	Transformer Circuitry . . . . .	188

<b>List of Tables</b>	<b>Page</b>	
Table 1	Comparison of the ISAC-SX TE with the previous version ISAC-S TE: . . . . .	13
Table 2	ISAC-SX TE Pin Definitions and Functions . . . . .	20
Table 3	Host Interface Selection . . . . .	27
Table 4	Header Byte Code . . . . .	29
Table 5	Bus Operation Modes . . . . .	31
Table 6	Reset Source Selection . . . . .	34
Table 7	ISAC-SX TE Timers . . . . .	36
Table 8	S/Q-Bit Position Identification and Multiframe Structure . . . . .	42
Table 9	IOM-2 Clocks . . . . .	54
Table 10	Examples for Synchronous Transfer Interrupts . . . . .	79
Table 11	CDA Register Combinations with Correct Read/Write Access . . . . .	81
Table 12	Transmit Direction . . . . .	86
Table 13	Receive Direction . . . . .	86
Table 14	HDLC Controller Address Range . . . . .	102
Table 15	Receive Byte Count with RBC11...0 in the RBCHD/RBCLD Registers . . . . .	105
Table 16	Receive Information at RME Interrupt . . . . .	111
Table 17	XPR Interrupt (availability of XFIFOD) after XTF, XME Commands .	113

## **1 Overview**

The ISDN Subscriber Access Controller for Terminals ISAC-SX TE integrates a D-channel HDLC controller and a four wire S/T interface used to link voice/data terminals to the ISDN. It is based on the ISAC-S TE PSB 2186, and provides enhanced features and functionality.

The system integration is simplified by several configurations of the parallel microcontroller interface selected via pin strapping. They include multiplexed and demultiplexed interface selection as well as the optional indirect register access mechanism which reduces the number of necessary registers in the address space to 2 locations. The ISAC-SX TE also provides a serial control interface (SCI).

The FIFO size of the cyclic D-channel buffer is 64 bytes per direction with programmable block size (threshold). The S-transceiver supports terminals mode (TE), activation/deactivation, timing recovery and D-channel access control and priority control.

One LED output which is capable to indicate the activation status of the S-interface automatically or can be programmed by the host.

The ISAC-SX TE is produced in advanced CMOS technology.

**Table 1 Comparison of the ISAC-SX TE with the previous version ISAC-S TE:**

	<b>ISAC-SX TE PSB 3186</b>	<b>ISAC-S TE PSB 2186</b>
Operating modes	TE	TE
Supply voltage	3.3 V $\pm$ 5%	5 V $\pm$ 5%
Technology	CMOS	CMOS
Package	P-MQFP-64 / P-TQFP-64	P-MQFP-64 / P-LCC-44 / P-DIP-40
Transceiver Transformer ratio for the transmitter receiver	1:1 1:1	2:1 2:1
Test Functions	- Dig. loop via Layer 2 (TLP) - Layer 1 disable (DIS_TR) - Analog loop (LP_A- bit EXLP- bit, ARL)	- Dig. loop via Layer 2(TLP) - Layer 1 disable (DIS_TR) - Analog loop (ARL)
Microcontroller Interface	Serial interface (SCI)  8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux direct/ indirect Addressing	Not provided  8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux
Command structure of the register access (SCI)	Header/address/data	Address/data
Crystal	7.68 MHz	7.68 MHz
Buffered 7.68 MHz output	Provided	Not provided
Controller data access to IOM-2 timeslots	All timeslots; various possibilities of data access	Restricted access to B- and IC-channel
Data control and manipulation	Various possibilities of data control and data manipulation (enable/disable, shifting, looping, switching)	B- and IC-channel looping

	<b>ISAC-SX TE PSB 3186</b>	<b>ISAC-S TE PSB 2186</b>
IOM-2		
IOM-2 Interface	Double clock (DCL), bit clock pin (BCL), serial data strobe (SDS)	Double clock (DCL), bit clock (BCL), serial data strobe (SDS)
Monitor channel programming	Provided (MON0, 1, 2, ..., 7)	Provided (MON0 or 1)
C/I channels	CI0 (4 bit), CI1 (4/6 bit)	CI0 (4 bit), CI1 (6 bit)
Layer 1 state machine	With changes for correspondence with the actual ITU specification	
Layer 1 state machine in software	Not possible	Not possible
HDLC support	D- and B-channel timeslots; non-auto mode, transparent mode 1-3, extended transparent mode	D-channel timeslot; auto mode, non-auto mode, transparent mode 1-3
D-channel FIFO size	64 bytes cyclic buffer per direction with programmable FIFO thresholds	2x32 bytes buffer per direction
Reset Signals	$\overline{RES}$ input signal $\overline{RSTO}$ output signal	RST input/output signal
Reset Sources	$\overline{RES}$ Input Watchdog C/I Code Change $\overline{EAW}$ Pin Software Reset	RST Input Watchdog C/I Code Change EAW Pin
Interrupt Output Signals	$\overline{INT}$ low active (open drain) by default, reprogrammable to high active (push-pull)	Low active $\overline{INT}$
Pin SCLK	1.536 MHz	512 kHz



# ISDN Subscriber Access Controller for Terminals ISAC-SX TE

PSB/PSF 3186

## V 1.4

### 1.1 Features

- Full duplex 2B + D S/T interface transceiver according to ITU-T I.430
- Successor of ISAC-S TE PSB 2186 in 3.3 V technology
- 8-bit parallel microcontroller interface, Motorola and Siemens/Intel bus type multiplexed or non-multiplexed, direct-/indirect register addressing
- Serial control interface (SCI)
- Microcontroller access to all IOM-2 timeslots
- Various types of protocol support (Non-auto mode, transparent mode, extended transparent mode)
- D-channel HDLC controller with 2 x 64 byte FIFOs
- IOM-2 interface in TE mode, single/double clocks
- One serial data strobe signal (SDS)
- Monitor channel handler (master/slave)
- IOM-2 MONITOR and C/I-channel protocol to control peripheral devices
- Conversion of the frame structure between the S/T-interface and IOM-2
- Receive timing recovery
- D-channel access control
- Activation and deactivation procedures with automatic activation from power down state
- Access to S and Q bits of S/T-interface
- Adaptively switched receive thresholds
- Two programmable timers
- Watchdog timer
- Software Reset




Type	Package
PSB 3186 H	P-MQFP-64-1
PSB 3186 F	P-TQFP-64-1



- One LED pin automatically indicating layer 1 activated state
- Test loops
- Sophisticated power management for restricted power mode
- Power supply 3.3 V
- 3.3 V output drivers, inputs are 5 V safe
- Advanced CMOS technology

## 1.2 Logic Symbol

The logic symbol gives an overview of the ISAC-SX TE functions.




**Figure 1 Logic Symbol of the ISAC-SX TE**

### 1.3 Typical Applications

The ISAC-SX TE is designed for the user area of the ISDN basic access, especially for subscriber terminal equipment with S interface.

**Figure 2** illustrates the general application fields of the ISAC-SX TE.



**Figure 2 Applications of the ISAC-SX TE**

## 2 Pin Configuration




Figure 3 Pin Configuration of the ISAC-SX TE

**Table 2 ISAC-SX TE Pin Definitions and Functions**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
-------------------------------	--------	---	----------

**Host Interface**

19	A0	I	<ul style="list-style-type: none"> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Address Bus</b> Address bus transfers addresses from the microcontroller to the ISAC-SX TE. For indirect address mode only A0 is valid (A1-A7 to be connected to VDD).</li> <li>• <b>Multiplexed Bus Mode:</b> Not used in multiplexed bus mode. In this case A0-A7 should directly be connected to VDD.</li> </ul>
20	A1	I	
21	A2	I	
22	A3	I	
23	A4	I	
24	A5	I	
25	A6	I	
26	A7	I	
9	AD0	I/O	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Transfers addresses from the microcontroller to the ISAC-SX TE and data between the microcontroller and the ISAC-SX TE.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Transfers data between the microcontroller and the ISAC-SX TE.</li> </ul>
10	AD1	I/O	
11	AD2	I/O	
12	AD3	I/O	
13	AD4	I/O	
14	AD5	I/O	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD5 if the parallel interface is selected.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D5 if the parallel interface is selected.</li> </ul>
	SCL	I	

**Table 2 ISAC-SX TE Pin Definitions and Functions (cont'd)**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
15	AD6  SDR	I/O  I	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD6 if the parallel interface is selected.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D6 if the parallel interface is selected.</li> </ul> <p><b>SCI - Serial Data Receive</b> Receive data line of the SCI interface if a serial interface is selected.</p>
16	AD7  SDX	I/O  OD	<ul style="list-style-type: none"> <li>• <b>Multiplexed Bus Mode:</b> <b>Address/data bus</b> Address/data line AD7 if the parallel interface is selected.</li> <li>• <b>Non-Multiplexed Bus Mode:</b> <b>Data bus</b> Data line D7 if the parallel interface is selected.</li> </ul> <p><b>SCI - Serial Data Transmit</b> Transmit data line of the SCI interface if a serial interface is selected.</p>
39	$\overline{RD}$  $\overline{DS}$	I  I	<p><b>Read</b> Indicates a read access to the registers (Siemens/ Intel bus mode).</p> <p><b>Data Strobe</b> The rising edge marks the end of a valid read or write operation (Motorola bus mode).</p>
40	$\overline{WR}$  R/ $\overline{W}$	I  I	<p><b>Write</b> Indicates a write access to the registers (Siemens/ Intel bus mode).</p> <p><b>Read/Write</b> A HIGH identifies a valid host access as a read operation and a LOW identifies a valid host access as a write operation (Motorola bus mode).</p>

Pin Configuration

**Table 2 ISAC-SX TE Pin Definitions and Functions (cont'd)**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
41	ALE	I	<b>Address Latch Enable</b> A HIGH on this line indicates an address on the external address/data bus (multiplexed bus type only). ALE also selects the microcontroller interface bus type (multiplexed or non multiplexed).
3	$\overline{CS}$	I	<b>Chip Select</b> A low level indicates a microcontroller access to the ISAC-SX TE.
1	$\overline{INT}$	OD (O)	<b>Interrupt Request</b> $\overline{INT}$ becomes active low (open drain) if the ISAC-SX TE requests an interrupt. The polarity can be reprogrammed to high active with push-pull characteristic.
5	$\overline{RES}$	I	<b>Reset</b> A LOW on this input forces the ISAC-SX TE into a reset state.
38	AMODE	I	<b>Address Mode</b> Selects between direct (0) and indirect (1) register access mode.

**IOM-2 Interface**

52	FSC	O	<b>Frame Sync</b> 8-kHz frame synchronization signal.
53	DCL	O	<b>Data Clock</b> IOM-2 interface data clock signal 1.536 MHz (double bit clock).
49	BCL	O	<b>Bit Clock</b> IOM-2 interface bit clock signal 768 kHz (single bit clock).
51	DD	O (OD)	<b>Data Downstream</b> IOM-2 data signal in downstream direction.

**Table 2 ISAC-SX TE Pin Definitions and Functions (cont'd)**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
50	DU	I	<b>Data Upstream</b> IOM-2 data signal in upstream direction.
29	SDS	O	<b>Serial Data Strobe</b> Programmable strobe signal for time slot and/or D-channel indication on IOM-2.

**Miscellaneous**

43	SX1	O	<b>S-Bus Transmitter Output (positive)</b>
44	SX2	O	<b>S-Bus Transmitter Output (negative)</b>
47	SR1	I	<b>S-Bus Receiver Input</b>
48	SR2	I	<b>S-Bus Receiver Input</b>
35	XTAL1	I	<b>Crystal 1</b> Connection for a crystal or used as external clock input. 7.68 MHz clock or crystal required.
36	XTAL2	O	<b>Crystal 2</b> Connection for a crystal. Not connected if an external clock is supplied to XTAL1.
58	$\overline{\text{EAW}}$	I	<b>External Awake</b> If a falling edge on this input is detected, the ISAC-SX TE generates an interrupt and, if enabled, a reset pulse.
59	$\overline{\text{ACL}}$	O	<b>Activation LED</b> This pin can either function as a programmable output or it can automatically indicate the activated state of the S interface by a logic '0'. An LED with <u>pre-resistance</u> may directly be connected to $\overline{\text{ACL}}$ .
27	C768	O	<b>Clock Output</b> A 7.68 MHz clock is output to support other devices. This clock is not synchronous to the S interface.
6	$\overline{\text{RSTO}}$	OD	<b>Reset Output</b> Low active reset output, either from a watchdog timeout or programmed by the host.



Pin Configuration

**Table 2 ISAC-SX TE Pin Definitions and Functions (cont'd)**

Pin No. MQFP-64 TQFP-64	Symbol	Input (I) Output (O) Open Drain (OD)	Function
4	TP	I	<b>Test Pin</b> Must be connected to $V_{SS}$ .
2, 42	n.c.	I	<b>not connected</b>
28	res.		<b>reserved</b> This pin is reserved and should be left not connected.
57	res_l	I	<b>reserved, connect LOW</b> This pin is reserved and must be connected to $V_{SS}$ .
30, 31, 32, 60, 61, 62, 63, 64	res_c	I	<b>reserved, connect HIGH or LOW</b> These pins are reserved and must be connected either to $V_{SS}$ or $V_{DD}$ .

**Power Supply**

8, 18, 33, 56	$V_{DD}$	—	<b>Digital Power Supply Voltage</b> (3.3 V $\pm$ 5 %)
46	$V_{DDA}$	—	<b>Analog Power Supply Voltage</b> (3.3 V $\pm$ 5 %)
7, 17, 34, 37, 54, 55	$V_{SS}$	—	<b>Digital ground</b> (0 V)
45	$V_{SSA}$	—	<b>Analog ground</b> (0 V)

## 3 Description of Functional Blocks

### 3.1 General Functions and Device Architecture

**Figure 4** shows the architecture of the ISAC-SX TE containing the following functions:

- S/T-interface transceiver supporting TE mode
- Different host interface modes:
  - Parallel microcontroller interface (Siemens/Intel multiplexed, Siemens/Intel non multiplexed, Motorola modes)
  - Serial Control Interface (SCI)
- Optional indirect register address mode reduces number of registers to be accessed to two locations
- One D-channel HDLC-controller with 64 byte FIFOs per direction with programmable FIFO block size (threshold) of 4, 8, 16 or 32 byte (receive) and 16 or 32 byte (transmit).
- IOM-2 interface for terminal mode (TE)
- One serial data strobe signals (SDS)
- IOM handler with controller data access registers (CDA) allows flexible access to IOM timeslots for reading/writing, looping and shifting data
- Synchronous transfer interrupts (STI) allow controlled access to IOM timeslots
- MONITOR channel handler on IOM-2 for master mode, slave mode or data exchange
- C/I-channel handler and TIC bus access controller
- D-channel access mechanism
- LED connected to pin  $\overline{ACL}$  indicates S-interface activation status automatically or can be controlled by the host
- Level detect circuit on the S interface reduces power consumption in power down mode
- Two timers for periodic or single interrupts (periods between 1 ms and 14.336 s)
- Clock and timing generation
- Digital PLL to synchronize the transceiver to the S/T interface
- Buffered 7.68 MHz oscillator clock output allows connection of further devices and saves another crystal on the system board
- Reset generation (watchdog timer)