

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










## **PSD4256G6V**

# Flash in-system programmable (ISP) peripherals for 8-bit or 16-bit MCUs

#### **Features**

- Dual bank Flash memories
  - 8 Mbits of primary Flash memory (16 uniform sectors, 64 Kbytes)
  - 512 Kbits of secondary Flash memory with 4 sectors
  - Concurrent operation: read from one memory while erasing and writing the other
  - 256 kbits of SRAM
  - PLD with macrocells
  - Over 3000 gates of PLD: CPLD and DPLD
  - CPLD with 16 output macrocells (OMCs) and 24 input macrocells (IMCs)
  - DPLD user defined internal chip select decoding
- Seven I/O ports with 52 I/O pins
   52 individually configurable I/O port pins that can be used for the following functions:
  - MCU I/Os
  - PLD I/Os
  - Latched MCU address output
  - Special function I/Os
  - I/O ports may be configured as open-drain outputs
- In-system programming (ISP) with JTAG
  - Built-in JTAG compliant serial port allows full-chip in-system programmability
  - Efficient manufacturing allow easy product testing and programming
  - Use low cost FlashLINK™ cable with PC
- Page register
  - Internal page register that can be used to expand the microcontroller address space by a factor of 256



- Programmable power management
- High endurance
  - 100,000 erase/write cycles of Flash memory
  - 1,000 erase/write cycles of PLD
  - 15 year data retention
- Single supply voltage
  - 3 V (+20%/-10%)
- Memory speed
  - 100 ns Flash memory and SRAM access time for V<sub>CC</sub> = 3 V (+20%/-10%)
  - 90 ns Flash memory and SRAM access time for  $V_{CC}$  = 3.3 V (+/-10%)
- Packages are ECOPACK<sup>®</sup>

Contents PSD4256G6V

## **Contents**

1	Desc	cription
	1.1	In-system programming (ISP) via JTAG
		1.1.1 First time programming1
		1.1.2 Inventory build-up of pre-programmed devices
		1.1.3 Expensive sockets
	1.2	In-application programming12
		1.2.1 Simultaneous read and write to Flash memory
		1.2.2 Complex memory mapping
		1.2.3 Separate program and data space
	1.3	PSDsoft™
2	PSD	architectural overview
	2.1	Memory
	2.2	PLDs
	2.3	I/O ports
	2.4	MCU bus interface
	2.5	ISP via JTAG port
	2.6	In-system programming (ISP)
	2.7	In-application programming (IAP)
	2.8	Page register
	2.9	Power Management Unit (PMU)
3	Deve	elopment system
4	PSD	register description and address offsets 25
5	Regi	ister bit definition
6	Deta	niled operation
	6.1	Memory blocks
	6.2	Primary Flash memory and secondary Flash memory description 32
		6.2.1 Memory Block Select signals
		6.2.2 Ready/Busy (PE4)

		6.2.3 Memory operation	33
7	Instru	ıctions 3	36
	7.1	Power-up condition	36
	7.2	READ 3	37
	7.3	READ Memory Contents	37
	7.4	READ Primary Flash Identifier	37
	7.5	READ Memory Sector Protection Status	37
	7.6	Reading the Erase/Program Status bits	37
	7.7	Data Polling (DQ7) - DQ15 for Motorola	38
	7.8	Toggle Flag (DQ6) – DQ14 for Motorola	38
	7.9	Error Flag (DQ5) – DQ13 for Motorola	39
	7.10	Erase Time-out Flag (DQ3) – DQ11 for Motorola	39
8	Progr	ramming Flash memory4	ŀO
	8.1	Data polling	10
	8.2	Data toggle	11
	8.3	Unlock Bypass	12
9	Erasi	ng Flash memory4	ļ <b>4</b>
	9.1	Flash Bulk Erase	14
	9.2	Flash Sector Erase	14
	9.3	Suspend Sector Erase	15
	9.4	Resume Sector Erase	15
10	Speci	ific features4	ŀ6
	10.1	Flash Memory Sector Protect	16
	10.2	RESET instruction	16
	10.3	Reset (RESET) pin	16
11	SRAN	Л4	١7
12	Memo	ory select signals4	ŀ8
	12.1	Example	18

	12.2	Memory select configuration for MCUs with separate program and data spaces 48	
	12.3	Configuration modes for MCUs with separate program and data spaces 4	9
		12.3.1 Separate space modes4	.9
		12.3.2 Combined space modes	.9
	12.4	80C31 memory map example	9
13	Page	register5	1
14	Memo	ory ID registers5	2
15	PLDs	5	3
16	Deco	de PLD (DPLD)	5
17	Comp	olex PLD (CPLD)5	6
	17.1	Output macrocell (OMC)	7
	17.2	Product Term Allocator	8
	17.3	Loading and reading the output macrocells (OMC) 5	9
	17.4	The OMC Mask register	9
	17.5	The Output Enable of the OMC 5	9
	17.6	Input macrocells (IMC)	0
	17.7	External Chip Select	1
18	MCU	bus interface	3
	18.1	PSD interface to a multiplexed bus 6	4
	18.2	PSD interface to a non-multiplexed, 16-bit bus 6	5
	18.3	Data byte enable reference for a 16-bit bus 6	5
	18.4	16-bit MCU bus interface examples 6	6
	18.5	80C196 and 80C186 6	7
	18.6	MC683xx and MC68HC16	8
	18.7	80C51XA 6	9
	18.8	H8/300	0
	18.9	MMC2001	1
	18.10	C16x family	3
	18.11	8-bit MCU bus interface examples	4

PSD4256G6V Contents

	18.12	80C31	74
	18.13	80C251	75
		18.13.1 Page mode	75
		18.13.2 Non-Page mode	75
		80C51XA	
	18.15	68HC11	78
19	I/O po	orts	79
	19.1	General port architecture	79
	19.2	Port operating modes	80
	19.3	MCU I/O mode	81
	19.4	PLD I/O mode	81
	19.5	Address Out mode	81
	19.6	Address In mode	83
	19.7	Data Port mode	83
	19.8	Peripheral I/O mode	83
	19.9	JTAG in-system programming (ISP)	84
	19.10	MCU RESET mode	84
	19.11	Port Configuration registers (PCR)	84
	19.12	Control register	85
	19.13	Direction register	85
	19.14	Drive Select register	85
	19.15	Port Data registers	86
	19.16	Data In	86
	19.17	Data Out register	86
	19.18	Output macrocells (OMC)	87
	19.19	Mask Macrocell register	87
	19.20	Input macrocells (IMC)	87
	19.21	Enable Out	87
	19.22	Ports A, B and C – Functionality and Structure	88
	19.23	Port D – functionality and structure	89
	19.24	Port E – functionality and structure	90
	19.25	Port F – functionality and structure	90
	19.26	Port G – Functionality and Structure	90

20	Power	r management	92
	20.1	Automatic power-down (APD) Unit and Power-down mode	93
	20.2	Power-down mode	93
	20.3	Other power saving options	94
	20.4	PLD power management	94
	20.5	PSD Chip Select Input (CSI, PD2)	95
	20.6	Input clock	95
	20.7	Input control signals	96
21	RESE	T timing and device status at RESET	97
	21.1	Power-on RESET	97
	21.2	Warm RESET	97
	21.3	I/O pin, register and PLD Status at RESET	97
	21.4	RESET of Flash memory Erase and Program cycles	97
22	In-circ	cuit programming using the serial interface	99
	22.1	Standard JTAG signals	99
	22.2	JTAG extensions	00
	22.3	Security and Flash memory protection	00
23	Initial	delivery state	02
24	Maxin	num rating	03
25	DC and AC parameters		
26	Packa	ge mechanical information	22
27	Part n	umbering12	24
Appendix	A PI	n assignments	25
28	Revis	ion history1	26

PSD4256G6V List of tables

## **List of tables**

Table 1.	Pin names	13
Table 2.	LQFP80 pin description	
Table 3.	PLD I/O	
Table 4.	JTAG signals on port E	
Table 5.	Methods of programming different functional blocks of the PSD	
Table 6.	Register address offset	
Table 7.	Data-In registers - Ports A, B, C, D, E, F, and G	
Table 8.	Data-Out registers - Ports A, B, C, D, E, F, and G	
Table 9.	Direction registers - Ports A, B, C, D, E, F, and G	
Table 10.	Control registers - Ports E, F, and G	
Table 11.	Drive registers - Ports A, B, D, E, and G	
Table 12.	Enable-Out registers - Ports A, B, C, and F	
Table 13.	Input Macrocells - Ports A, B, and C.	
Table 14.	Output Macrocells A register	
Table 15.	Out Macrocell B register	
Table 16.	Mask Macrocell A register	
Table 17.	Mask Macrocell B register	
Table 18.	Flash Memory Protection register 1	
Table 19.	Flash Memory Protections register 2	
Table 20.	Flash Boot Protection register	
Table 21.	JTAG Enable register	
Table 22.	Page register	
Table 23.	PMMR0 register	
Table 24.	PMMR2 register	
Table 25.	VM register	
Table 26.	Memory_ID0 register	
Table 27.	Memory_ID1 register	
Table 28.	Memory block size and organization	
Table 29.	16-bit instructions	
Table 30.	8-bit instructions	
Table 31.	Status bits	
Table 32.	DPLD and CPLD Inputs	
Table 33.	Output macrocell port and data bit assignments	
Table 34.	16-bit MCUs and their control signals	
Table 35.	8-bit MCUs and their control signals	
Table 36.	16-bit data bus with BHE	
Table 37.	16-bit data bus with WRH and WRL	
Table 38.	16-bit data bus with SIZ0, A0 (Motorola MCU)	
Table 39.	16-bit data bus with LDS, UDS (Motorola MCU)	
Table 40.	80C251 configurations	
Table 41.	Port operating modes	
Table 42.	Port operating mode settings	
Table 43.	I/O port latched address output assignments	
Table 44.	Port configuration registers (PCR)	
Table 45.	Port pin Direction Control, Output Enable P.T. not defined	
Table 46.	Port pin Direction Control, Output Enable P.T. Defined	
Table 47.	Port direction assignment example	
Table 48.	Drive register pin assignment	



List of tables PSD4256G6V

Table 49.	Port data registers
Table 50.	Effect of Power-down mode on ports
Table 51.	PSD timing and standby current during Power-down mode
Table 52.	ADP counter operation
Table 53.	Status during Power-on RESET, Warm RESET, and Power-down mode 98
Table 54.	JTAG port signals
Table 55.	Absolute maximum ratings
Table 56.	Example of PSD typical power calculation at V <sub>CC</sub> = 3.0 V (with Turbo mode On) 105
Table 57.	Example of PSD typical power calculation at V <sub>CC</sub> = 3.0V (with Turbo mode Off) 106
Table 58.	Operating conditions
Table 59.	AC signal letters for PLD timing
Table 60.	AC signal behavior symbols for PLD timing
Table 61.	AC measurement conditions107
Table 62.	Capacitance
Table 63.	DC characteristics109
Table 64.	CPLD combinatorial timing
Table 65.	CPLD macrocell synchronous Clock mode timing
Table 66.	CPLD macrocell asynchronous Clock mode timing
Table 67.	Input macrocell timing113
Table 68.	READ timing
Table 69.	WRITE timing
Table 70.	Port F Peripheral data mode READ timing
Table 71.	Port F peripheral data mode WRITE timing119
Table 72.	Program, WRITE and Erase times
Table 73.	Reset (RESET) timing120
Table 74.	Power-down timing
Table 75.	ISC timing
Table 76.	LQFP80 – 80-lead plastic thin, quad, flat package mechanical data
Table 77.	Ordering information scheme
Table 78.	LQFP80 pin connections
Table 79.	Document revision history

PSD4256G6V List of figures

## **List of figures**

Figure 1.	Logic diagram	13
Figure 2.	LQFP80 connections	
Figure 3.	PSD block diagram	19
Figure 4.	PSDsoft development tool	24
Figure 5.	Data polling flowchart	41
Figure 6.	Data toggle flowchart	
Figure 7.	Priority level of memory and I/O components	49
Figure 8.	8031 memory modules – separate space	50
Figure 9.	8031 memory modules – combined space	
Figure 10.	Page register	51
Figure 11.	PLD diagram	54
Figure 12.	DPLD logic array	
Figure 13.	Macrocell and I/O port	57
Figure 14.	CPLD output macrocell	60
Figure 15.	Input macrocell	61
Figure 16.	External Chip Select signal	
Figure 17.	Handshaking communication using input macrocells	62
Figure 18.	An example of a typical multiplexed bus interface	64
Figure 19.	An example of a typical non-multiplexed bus interface	65
Figure 20.	Interfacing the PSD with an 80C196	67
Figure 21.	Interfacing the PSD with an MC68331	68
Figure 22.	Interfacing the PSD with an 80C51XA-G3	69
Figure 23.	Interfacing the PSD with an H83/2350	70
Figure 24.	Interfacing the PSD with an MMC2001	72
Figure 25.	Interfacing the PSD with a C167CR	73
Figure 26.	Interfacing the PSD with an 80C31	74
Figure 27.	Interfacing the PSD with the 80C251, with one READ Input	
Figure 28.	Interfacing the PSD with the 80C251, with RD and PSEN Inputs	76
Figure 29.	Interfacing the PSD with the 80C51XA, 8-bit data bus	
Figure 30.	Interfacing the PSD with a 68HC11	78
Figure 31.	General I/O port architecture	80
Figure 32.	Peripheral I/O mode	84
Figure 33.	Port A, B, and C structure	88
Figure 34.	Port D structure	89
Figure 35.	Port E, F, and G structure	91
Figure 36.	APD unit	
Figure 37.	Enable Power-down flowchart	95
Figure 38.	Reset (RESET) timing	97
Figure 39.	PLD I <sub>CC</sub> / frequency consumption	
Figure 40.	AC measurement I/O waveform	. 108
Figure 41.	AC measurement load circuit	. 108
Figure 42.	Switching waveforms - key	. 108
Figure 43.	Input to Output Disable / Enable	. 110
Figure 44.	Asynchronous RESET / Preset	
Figure 45.	Synchronous Clock mode timing – PLD	
Figure 46.	Asynchronous Clock mode timing (Product Term Clock)	
Figure 47.	Input macrocell timing (Product Term Clock)	. 113
Figure 48.	READ timing diagram	. 114



List of figures PSD4256G6V
----------------------------

Figure 49.	WRITE timing diagram	. 116
	Peripheral I/O READ timing diagram	
	Peripheral I/O WRITE timing diagram	
Figure 52.	Reset (RESET) timing diagram	. 120
	ISC timing diagram	
	LQFP80 – 80-lead plastic thin, guad, flat package outline	

PSD4256G6V Description

## 1 Description

The PSD family of memory systems for microcontrollers (MCUs) brings in-system-programmability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU-based applications (8-bit or 16-bit), such as configurable memories, PLD logic, and I/O.

PSD devices integrate an optimized macrocell logic architecture. The macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus, and the internal PSD registers, to simplify communication between the MCU and other supporting devices.

The PSD family offers two methods to program the PSD Flash memory while the PSD is soldered to the circuit board: in-system programming (ISP) via JTAG, and in-application programming (IAP).

### 1.1 In-system programming (ISP) via JTAG

An IEEE 1149.1 compliant JTAG in-system programming (ISP) interface is included on the PSD enabling the entire device (Flash memories, PLD, configuration) to be rapidly programmed while soldered to the circuit board. This requires no MCU participation, which means the PSD can be programmed anytime, even when completely blank.

The innovative JTAG interface to Flash memories is an industry first, solving key problems faced by designers and manufacturing houses, such as:

#### 1.1.1 First time programming

How do I get firmware into the Flash memory the very first time? JTAG is the answer. Program the blank PSD with no MCU involvement.

#### 1.1.2 Inventory build-up of pre-programmed devices

How do I maintain an accurate count of pre-programmed Flash memory and PLD devices based on customer demand? How many and what version? JTAG is the answer. Build your hardware with blank PSDs soldered directly to the board and then custom program just before they are shipped to the customer. No more labels on chips, and no more wasted inventory.

#### 1.1.3 Expensive sockets

How do I eliminate the need for expensive and unreliable sockets? JTAG is the answer. Solder the PSD directly to the circuit board. Program first time and subsequent times with JTAG. No need to handle devices and bend the fragile leads.

Description PSD4256G6V

#### 1.2 In-application programming

Two independent Flash memory arrays are included so that the MCU can execute code from one while erasing and programming the other. Robust product firmware updates in the filed are possible over any communication channel (e.g., CAN, Ethernet, UART, J1850) using this unique architecture. Designers are relieved of these problems.

#### 1.2.1 Simultaneous read and write to Flash memory

How can the MCU program the same memory from which it executing code? It cannot. The PSD allows the MCU to operate the two Flash memory blocks concurrently, reading code from one while erasing and programming the other during IAP.

#### 1.2.2 Complex memory mapping

How can I map these two memories efficiently? A programmable decode PLD (DPLD) is embedded in the PSD module. The concurrent PSD memories can be mapped anywhere in MCU address space, segment by segment with extremely high address resolution. As an option, the secondary Flash memory can be swapped out of the system memory map when IAP is complete. A built-in page register breaks the MCU address limit.

#### 1.2.3 Separate program and data space

How can I write to Flash memory while it resides in program space during field firmware updates? My 80C51XA will not allow it. The PSD provides means to reclassify Flash memory as data space during IAP, then back to program space when complete.

#### 1.3 PSDsoft™

PSDsoft, a software development tool from ST, guides you through the design process step-by-step making it possible to complete an embedded MCU design capable of ISP/IAP in just hours. Select your MCU and PSDsoft takes you through the remainder of the design with point and click entry, covering PSD selection, pin definitions, programmable logic inputs and outputs, MCU memory map definition, ANSI-C code generation for your MCU, and merging your MCU firmware with the PSD design. When complete, two different device programmers are supported directly from PSDsoft: FlashLINK (JTAG) and PSDpro.

PSD4256G6V Description

Figure 1. Logic diagram




Table 1. Pin names

Signal names	Function
PA0-PA7	Port-A
PB0-PB7	Port-B
PC0-PC7	Port-C
PD0-PD3	Port-D
PE0-PE7	Port-E
PF0-PF7	Port-F
PG0-PG7	Port-G
AD0-AD15	Address/Data
CNTL0-CNTL2	Control
RESET	Reset


4

Description PSD4256G6V

Table 1. Pin names (continued)

Signal names	Function
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

Figure 2. LQFP80 connections



PSD4256G6V Description

Table 2. LQFP80 pin description

Pin	LQFP80 pin description							
name <sup>(1)</sup>	Pin	Туре	Description					
ADIO0- ADIO7	3-7 10-12	I/O	This is the lower Address/Data port. Connect your MCU address or address/data bus according to the following rules:  If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect AD0-AD7 to this port;  If your MCU does not have a multiplexed address/data bus, connect A0-A7 to this port; and  If you are using an 80C51XA in burst mode, connect A4/D0 through A11/D7 to this port.  ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks has been selected. The addresses on this port are passed to the PLDs.					
ADIO8- ADIO15	13-20	I/O	<ul> <li>This is the upper Address/Data port. Connect your MCU address or address/dat according to the following rules:</li> <li>If your MCU has a multiplexed address/data bus where the data is multiplexed the address bits, connect A8-A15 or AD8-AD15 to this port;</li> <li>If your MCU does not have a multiplexed address/data bus, connect A8-A15 to port; and</li> <li>If you are using an 80C51XA in burst mode, connect A12/D8 through A19/D1 this port.</li> <li>ALE or AS latches the address. The PSD drives data out only if the READ signal active and one of the PSD functional blocks has been selected. The addresses this port are passed to the PLDs.</li> </ul>					
CNTL0	59	I	The following control signals can be connected to this pin, based on your MCU:  - WR – active Low, WRITE Strobe input  - R_W – active High, READ/active Low WRITE input  - WRL – active Low, WRITE to Low-byte  This pin is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.					
CNTL1	60	I	The following control signals can be connected to this pin, based on your MCU:  - 1RD - active Low, READ Strobe input  - E - E clock input  - DS - active Low, Data Strobe input  - LDS - active Low, Strobe for low data byte  This pin is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.					
CNTL2	CNTL2 40 I		READ or other Control input pin, with multiple configurations. Depending on the MCU interface selected, this pin can be:  - PSEN - Program Select Enable, active Low in code retrieve bus cycle (80C51XA mode);  - BHE - High-byte enable, 16-bit data bus;  - UDS - active Low, Strobe for high data byte, 16-bit data bus mode;  - SIZ0 - Byte enable input; or  - LSTRB - Low Strobe input.  This pin is also connected to the PLDs.					

**577** 

Description PSD4256G6V

Table 2. LQFP80 pin description (continued)

Pin name <sup>(1)</sup>	Pin	Туре	Description					
RESET	39	I	Active Low input. Resets I/O ports, PLD macrocells and some of the Configuration registers and JTAG registers. Must be Low at Power-up. RESET also aborts any Flash memory program or erase cycle that is currently in progress.					
PA0-PA7	51-58	I/O CMOS or Open Drain	These pins make up Port A. These port pins are configurable and can have the following functions:  - MCU I/O - standard output or input port;  - CPLD macrocell (McellA0-McellA7) outputs; and  - Latched, transparent or registered PLD inputs (can also be PLD input for address A16 and above)					
PB0-PB7	61-68	I/O CMOS or Open Drain	These pins make up Port B. These port pins are configurable and can have the following functions:  - MCU I/O - standard output or input port;  - CPLD macrocell (McellB0-McellB7) outputs; and  - Latched, transparent or registered PLD inputs (can also be PLD input for address A16 and above).					
PC0-PC7	41-48	I/O CMOS	These pins make up Port C. These port pins are configurable and can have the following functions:  - MCU I/O - standard output or input port;  - External Chip Select (ECS0-ECS7) outputs; and  - Latched, transparent or registered PLD inputs (can also be PLD input for address A16 and above).					
PD0	79	I/O CMOS or Open Drain	PD0 pin of Port D. This port pin can be configured to have the following functions:  - ALE/AS input – latches address on ADIO0-ADIO15;  - AS input – latches address on ADIO0-ADIO15 on the rising edge;  - MCU I/O – standard output or input port; and  - Transparent PLD input (can also be PLD input for address A16 and above).					
PD1	80	I/O CMOS or Open Drain	PD1 pin of Port D. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Transparent PLD input (can also be PLD input for address A16 and above); and  - CLKIN - clock input to the CPLD macrocell, the APD Unit's Power-down counter, and the CPLD AND Array.					
PD2	1	I/O CMOS or Open Drain	PD2 pin of Port D. This port pin can be configured to have the following functions:  - MCU I/O – standard output or input port;  - Transparent PLD input (can also be PLD input for address A16 and above); and  - PSD Chip Select Input (CSI). When Low, the MCU can access the PSD memory and I/O. When High, the PSD memory blocks are disabled to conserve power. The falling edge of this signal can be used to get the device out of Power-down mode.					
PD3	2	I/O CMOS or Open Drain	Transparent PLD input (can also be PLD input for address A16 and above); a  WRH - for 16-bit data bus. WRITE to high bute, active low.					

PSD4256G6V Description

Table 2. LQFP80 pin description (continued)

Pin name <sup>(1)</sup>	Pin	Туре	Description				
PE0	71	I/O CMOS or Open Drain	PE0 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output; and  - TMS Input for the JTAG Serial Interface.				
PE1	72	I/O CMOS or Open Drain	PE1 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output; and  - TCK Input for the JTAG Serial Interface.				
PE2	73	I/O CMOS or Open Drain	PE2 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output; and  - TDI input for the JTAG Serial Interface.				
PE3	74	I/O CMOS or Open Drain	PE3 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output; and  - TDO output for the JTAG Serial Interface.				
PE4	75	I/O CMOS or Open Drain	PE4 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output:  - TSTAT output for the JTAG Serial Interface; and  - Ready/Busy output for parallel in-system programming (ISP).				
PE5	76	I/O CMOS or Open Drain	PE5 pin of Port E. This port pin can be configured to have the following functions:  - MCU I/O - standard output or input port;  - Latched address output; and  - TERR active Low output for the JTAG Serial Interface.				
PE6	77	I/O CMOS or Open Drain	PE6 pin of Port E. This port pin can be configured to have the following functions:  – MCU I/O – standard output or input port;  – Latched address output.				
PE7	78	I/O CMOS or Open Drain	PE7 pin of Port E. This port pin can be configured to have the following functions:  – MCU I/O – standard output or input port;  – Latched address output.				


17/127

Description PSD4256G6V

Table 2. LQFP80 pin description (continued)

Pin name <sup>(1)</sup>	Pin	Туре	Description
PF0-PF7	31-38	I/O CMOS or Open Drain	These pins make up Port F. These port pins are configurable and can have the following functions:  - MCU I/O – standard output or input port;  - External Chip Select (ECS0-ECS7) outputs, or inputs to CPLD;  - Latched address outputs;  - Address A1-A3 inputs in 80C51XA mode (PF0 is grounded);  - Data bus port (D0-D7) in a non-multiplexed bus configuration;  - Peripheral I/O mode; and  - MCU RESET mode.
PG0-PG7	21-28	I/O CMOS or Open Drain	These pins make up Port G. These port pins are configurable and can have the following functions:  - MCU I/O - standard output or input port;  - Latched address outputs;  - Data bus port (D8-D15) in a non-multiplexed, 16-bit bus configuration; and  - MCU RESET mode.
V <sub>CC</sub>	9, 29, 69		Supply voltage
GND	8, 30, 49, 50, 70		Ground pins

<sup>1.</sup> Signal names that have multiple names or functions are defined using PSDsoft.





#### 2 PSD architectural overview

PSD devices contain several major functional blocks. *Figure 3: PSD block diagram* shows the architecture of the PSD device family. The functions of each block are described briefly in the following sections. Many of the blocks perform multiple functions and are user configurable.

#### 2.1 Memory

Each of the memory blocks is briefly discussed in the following paragraphs. A more detailed discussion can be found in *Section 6.1: Memory blocks*.

The 8 Mbit primary Flash memory is the main memory of the PSD. It is divided into 16 equally-sized sectors that are individually selectable.

The 512 Kbit secondary Flash memory is divided into 4 sectors. Each sector is individually selectable.

The 256 Kbit SRAM is intended for use as a scratch-pad memory or as an extension to the MCU SRAM.

Each memory block can be located in a different address space as defined by the user. The access times for all memory types includes the address latching and DPLD decoding time.

#### 2.2 PLDs

The device contains two PLD blocks, the Decode PLD (DPLD) and the Complex PLD (CPLD), as shown in *Figure 3: PSD block diagram*, each optimized for a different function. The functional partitioning of the PLDs reduces power consumption, optimizes cost/performance, and eases design entry.

The DPLD is used to decode addresses and to generate Sector Select signals for the PSD internal memory and registers. The DPLD has combinatorial outputs, while the CPLD can implement more general user-defined logic functions. The CPLD has 16 output macrocells (OMC) and 8 combinatorial outputs. The PSD also has 24 input macrocells (IMC) that can be configured as inputs to the PLDs. The PLDs receive their inputs from the PLD Input Bus and are differentiated by their output destinations, number of product terms, and macrocells.

The PLDs consume minimal power. The speed and power consumption of the PLD is controlled by the Turbo bit in PMMR0 and other bits in PMMR2. These registers are set by the MCU at run-time. There is a slight penalty to PLD propagation time when not in the Turbo mode.

### 2.3 I/O ports

The PSD has 52 I/O pins divided among seven ports (Port A, B, C, D, E, F, and G). Each I/O pin can be individually configured for different functions. Ports can be configured as standard MCU I/O ports, PLD I/O, or latched address outputs for MCUs using multiplexed address/data buses.

The JTAG pins can be enabled on Port E for in-system programming (ISP).

#### 2.4 MCU bus interface

The PSD easily interfaces with most 8-bit or 16-bit MCUs, either with multiplexed or non-multiplexed address/data buses. The device is configured to respond to the MCU's control pins, which are also used as inputs to the PLDs.

#### 2.5 ISP via JTAG port

In-system programming (ISP) can be performed through the JTAG signals on Port E. This serial interface allows complete programming of the entire PSD module device. A blank device can be completely programmed. The JTAG signals (TMS, TCK, TSTAT, TERR, TDI, TDO) can be multiplexed with other functions on Port E. *Table 4: JTAG signals on port E* indicates the JTAG pin assignments.

Table 3. PLD I/O

Name	Inputs	Outputs	Product terms
Decode PLD (DPLD)	82	17	43
Complex PLD (CPLD)	82	24	150

Table 4. JTAG signals on port E

Port E pins	JTAG signal			
PE0	TMS			
PE1	TCK			
PE2	TDI			
PE3	TDO			
PE4	TSTAT			
PE5	TERR			

## 2.6 In-system programming (ISP)

Using the JTAG signals on Port E, the entire PSD device (memory, logic, configuration) can be programmed or erased without the use of the MCU.

## 2.7 In-application programming (IAP)

The primary Flash memory can also be programmed, or re-programmed, in-system by the MCU executing the programming algorithms out of the secondary Flash memory, or SRAM. The secondary Flash memory can be programmed the same way by executing out of the primary Flash memory. *Table 5: Methods of programming different functional blocks of the PSD* indicates which programming methods can program different functional blocks of the PSD.

21/127

#### 2.8 Page register

The 8-bit Page register expands the address range of the MCU by up to 256 times. The paged address can be used as part of the address space to access external memory and peripherals, or internal memory and I/O. The Page register can also be used to change the address mapping of the Flash memory blocks into different memory spaces for IAP.

### 2.9 Power Management Unit (PMU)

The Power Management Unit (PMU) gives the user control of the power consumption on selected functional blocks based on system requirements. The PMU includes an Automatic power-down (APD) Unit that turns off device functions during MCU inactivity. The APD Unit has a Power-down mode that helps reduce power consumption.

The PSD also has some bits that are configured at run-time by the MCU to reduce power consumption of the CPLD. The Turbo bit in PMMR0 can be reset to '0' and the CPLD latches its outputs and goes to Standby mode until the next transition on its inputs.

Additionally, bits in PMMR2 can be set by the MCU to block signals from entering the CPLD to reduce power consumption. See *Section 20: Power management* for more details.

Table 5. Methods of programming different functional blocks of the PSD

Functional block	JTAG-ISP	Device programmer	IAP
Primary Flash memory	Yes	Yes	Yes
Secondary Flash memory	Yes	Yes	Yes
PLD array (DPLD and CPLD)	Yes	Yes	No
PSD configuration	Yes	Yes	No

## 3 Development system


The PSD family is supported by PSDsoft, a Windows-based software development tool (Windows-95, Windows-98, Windows-NT). A PSD design is quickly and easily produced in a point and click environment. The designer does not need to enter Hardware Description Language (HDL) equations, unless desired, to define PSD pin functions and memory map information. The general design flow is shown in *Figure 4* PSDsoft is available from our web site (the address is given on the back page of this data sheet) or other distribution channels.

PSDsoft directly supports two low cost device programmers form ST: PSDpro and FlashLINK (JTAG). Both of these programmers may be purchased through your local distributor/representative, or directly from our web site using a credit card. The PSD is also supported by third party device programmers. See our web site for the current list.

5/

Development system PSD4256G6V

Figure 4. PSDsoft development tool



## 4 PSD register description and address offsets

Table 6: Register address offset shows the offset addresses to the PSD registers relative to the CSIOP base address. The CSIOP space is the 256 bytes of address that is allocated by the user to the internal PSD registers. Table 6 provides brief descriptions of the registers in CSIOP space. The following sections give a more detailed description.

Table 6. Register address offset

Register name	Port A	Port B	Port C	Port D	Port E	Port F	Port G	Other <sup>(1)</sup>	Description
Data In	00	01	10	11	30	40	41		Reads port pin as input, MCU I/O input mode
Control					32	42	43		Selects mode between MCU I/O or Address Out
Data Out	04	05	14	15	34	44	45		Stores data for output to port pins, MCU I/O output mode
Direction	06	07	16	17	36	46	47		Configures port pin as input or output
Drive Select	08	09		19	38		49		Configures port pins as either CMOS or Open Drain
Input Macrocell	0A	0B		1A					Reads input macrocells
Enable Out	0C	0D	1C			4C			Reads the status of the output enable to the I/O port driver
Output Macrocells A	20								READ – reads output of macrocell A WRITE – loads macrocell Flip-flops
Output Macrocells B		21							READ – reads output of macrocell B WRITE – loads macrocell Flip-flops
Mask Macrocell A	22								Blocks writing to the output macrocells A
Mask Macrocell B		23							Blocks writing to the output macrocells B
Flash Memory Protection 1								C0	Read-only – Primary Flash Sector Protection
Flash Memory Protection 2								C1	Read-only – Primary Flash Sector Protection
Flash Boot Protection								C2	Read-only – PSD Security and secondary Flash memory Sector Protection
JTAG Enable								C7	Enables JTAG port
PMMR0								В0	Power Management register 0
PMMR2								B4	Power Management register 2
Page								E0	Page register
VM								E2	Places PSD memory areas in Program and/or data space on an individual basis.

25/127