

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










PSD8XXFX

Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V

Features

- Flash in-system programmable (ISP) peripheral for 8-bit MCUs
- Dual bank Flash memories
 - Up to 2 Mbit of primary Flash memory (8 uniform sectors, 32K x8)
 - Up to 256 Kbit secondary Flash memory (4 uniform sectors)
 - Concurrent operation: read from one memory while erasing and writing the other
- Up to 256 Kbit SRAM
- 27 reconfigurable I/Oports
- Enhanced JTAG serial port
- PLD with macrocells
 - Over 3000 gates of PLD: CPLD and DPLD
 - CPLD with 16 output macrocells (OMCs) and 24 input macrocells (IMCs)
 - DPLD user defined internal chip select decoding
- 27 individually configurable I/O port pins They can be used for the following functions:
 - MCU I/Os
 - PLD I/Os
 - Latched MCU address output
 - Special function I/Os.
 - 16 of the I/O ports may be configured as open-drain outputs.
- In-system programming (ISP) with JTAG
 - Built-in JTAG compliant serial port allows full-chip in-system programmability
 - Efficient manufacturing allow easy product testing and programming
 - Use low cost FlashLINK cable with PC
- Page register
 - Internal page register that can be used to expand the microcontroller address space by a factor of 256



- Programmable power management
- Packages are ECOPACK[®]

Table 1. Device summary

Reference	Part number
PSD8XXFX	PSD813F2
	PSD813F4
	PSD813F5
	PSD833F2
	PSD834F2
	PSD853F2
	PSD854F2

Contents PSD8XXFX

Contents

2/128

1	Sumn	nary description	11
2	Pin d	escription	15
3	PSD a	architectural overview	20
	3.1	Memory	20
	3.2	Page register	
	3.3	PLDs	
	3.4	I/O ports	21
	3.5	MCU bus interface	21
	3.6	JTAG port	21
	3.7	In-system programming (ISP)	21
	3.8	Power management unit (PMU)	21
4	Devel	opment system	23
5	PSD	register description and address offset	24
6	Detail	led operation	26
	6.1	Memory blocks	26
	6.2	Description of primary Flash memory and secondary Flash memory	27
	6.3	Memory block select signals	27
cO//	9	6.3.1 Ready/Busy (PC3)	. 27
05		6.3.2 Memory operation	. 27
7	Instru	ıctions	30
	7.1	Power-up mode	30
	7.2	READ	30
	7.3	Read memory contents	31
	7.4	Read Primary Flash Identifier	31
	7.5	Read Memory Sector Protection status	31
	7.6	Reading the Erase/Program Status bits	31
	7.7	Data Polling flag (DQ7)	32

Doc ID 7833 Rev 7

577

	7.8	Toggle flag (DQ6)	32
	7.9	Error flag (DQ5)	33
	7.10	Erase timeout flag (DQ3)	33
8	Prog	ramming Flash memory	34
	8.1	Data Polling	34
	8.2	Data Toggle	35
	8.3	Unlock Bypass (PSD833F2x, PSD834F2x, PSD853F2x, PSD854F2x)	36
9	Erasi	ng Flash memory	38
	9.1	Flash Bulk Erase	38
	9.2	Flash Sector Erase	38
	9.3	Suspend Sector Erase	38
	9.4	Resume Sector Erase	39
10	Spec	ific features	4 0
	10.1	Flash Memory Sector Protect	40
	10.2	Reset Flash	40
	10.3	Reset (RESET) signal (on the PSD83xF2 and PSD85xF2)	41
11	SRAI	и	42
		- (00.0)	
12	Sector Select and SRAM Select		
	12.1	Example	43
60/	12.2	Memory select configuration for MCUs with separate program and data spaces 43	
02	12.3	Configuration modes for MCUs with separate program and data spaces	44
		12.3.1 Separate Space modes	44
		12.3.2 Combined Space modes	44
13	Page	register	1 6
14	PLDS	3	47
	14.1	The Turbo Bit in PSD	47
	14.2	Decode PLD (DPLD)	50
	14.3	Complex PLD (CPLD)	51

	14.4	Output macrocell (OMC)	53
	14.5	Product Term Allocator	54
	14.6	Loading and reading the Output macrocells (OMC)	54
	14.7	The OMC Mask register	54
	14.8	The Output Enable of the OMC	54
	14.9	Input macrocells (IMC)	56
15	MCU	bus interface	59
	15.1	PSD interface to a multiplexed 8-bit bus	60
	15.2	PSD interface to a non-multiplexed 8-bit bus	60
	15.3	Data Byte Enable reference	60
	15.4	MCU bus interface examples	61
	15.5	80C31	62
	15.6	80C251	63
	15.7	80C51XA	65
	15.8	80C51XA	66
16	I/O po	orts	67
	16.1	General port architecture	67
	16.2	Port operating modes	68
	16.3	MCU I/O mode	69
	16.4	PLD I/O mode	69
	16.5	Address Out mode	69
7/6	16.6	Address In mode	71
SO.	16.7	Data port mode	71
O	16.8	Peripheral I/O mode	71
	16.9	JTAG in-system programming (ISP)	71
	16.10	Port configuration registers (PCR)	72
	16.11	Control register	72
	16.12	Direction register	72
	16.13	Drive Select register	72
	16.14	Port Data registers	74
	16.15	Data In	74
	16.16	Data Out register	74

	16.17	OMC Mask register	74
	16.18	Input macro (IMC)	74
	16.19	Enable Out	75
	16.20	Ports A and B – functionality and structure	75
	16.21	Port C – functionality and structure	76
	16.22	Port D – functionality and structure	76
	16.23	External Chip Select	77
17	Powe	r management	79
	17.1	Automatic Power-down (APD) Unit and Power-down mode	
	17.2	For users of the HC11 (or compatible)	81
	17.3	Other power saving options	81
	17.4	PLD power management	82
	17.5	PSD Chip Select input (CSI, PD2)	84
	17.6	Input clock	84
	17.7	Input control signals	84
18	Reset	t timing and device status at reset	85
	18.1	Power-up reset	
	18.2	Warm reset	85
	18.3	I/O pin, register and PLD status at Reset	
	18.4	Reset of Flash memory erase and program cycles (on the PSD834Fx) .	85
	20		
19) -	amming in-circuit using the JTAG serial interface	
SO,		Standard JTAG signals	
Ó	19.2	JTAG extensions	
	19.3	Security and Flash memory protection	88
20	Initial	delivery state	90
21	Maxin	num rating	91
22	AC/D	C parameters	92
23	Packa	age mechanical	16

Contents	PSD8XXFX
Outlones	I ODOAAI A

24	Part numbering	20
Appendi	x A PQFP52 pin assignments	21
Appendi	x B PLCC52 pin assignments	23
	x C TQFP64 pin assignments	
Revision	history	27
	eite Producits)	
	*e Product(s)	
Obsoli		

577

PSD8XXFX List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Product range	
Table 3.	PLCC52 pin description	
Table 4.	PLD I/O	
Table 5.	JTAG SIgnals on port C	
Table 6.	Methods for programming different functional blocks of the PSD	
Table 7.	I/O port latched address output assignments	
Table 8.	Register address offset	
Table 9.	Memory block size and organization	
Table 10.	Instructions	
Table 11.	Status bits	
Table 12.	Sector Protection/Security Bit definition – Flash Protection register	41
Table 13.	Sector Protection/Security Bit definition – PSD/EE Protection register	
Table 14.	VM register	45
Table 15.	DPLD and CPLD inputs	47
Table 16.	Output macrocell port and data bit assignments	
Table 17.	MCUs and their control signals	
Table 18.	8-bit data bus	
Table 19.	80C251 configurations	64
Table 20.	Port operating modes	69
Table 21.	Port operating mode settings	
Table 22.	I/O port Latched address output assignments	
Table 23.	Port configuration registers (PCR)t	
Table 24.	Port Pin Direction Control, Output Enable P.T. not defined	
Table 25.	Port Pin Direction Control, Output Enable P.T. defined	
Table 26.	Port Direction assignment example	
Table 27.	Drive register pin assignment	
Table 28.	Port Data registers	
Table 29.	Power-down mode's effect on ports	
Table 30.	PSD timing and standby current during Power-down mode	
Table 31.	Power Management mode registers PMMR0	
Table 32.	Power Management mode registers PMMR2	
Table 33.	APD counter operation	
Table 34.	Status during Power-on reset, Warm reset and Power-down mode	
Table 35.	JTAG port signals	
Table 36.	JTAG Enable register	
Table 37.	Absolute maximum ratings	
Table 38.	Example of PSD typical power calculation at V _{CC} =5.0 V (Turbo mode on)	
Table 39.	Example of PSD typical power calculation at $V_{CC} = 5.0 \text{ V}$ (Turbo mode off)	94
Table 40.	Operating conditions (5 V devices)	
Table 41.	Operating conditions (3 V devices)	
Table 42.	AC signal letters for PLD timing	
Table 43.	AC signal behavior symbols for PLD timing	
Table 44.	AC measurement conditions	
Table 45.	Capacitance	
Table 46.	DC characteristics (5 V devices)	
Table 47.	DC Characteristics (3 V devices)	
Table 48.	CPLD combinatorial timing (5 V devices)	



List of tables PSD8XXFX

Table 49.	CPLD combinatorial timing (3 V devices)	100
Table 50.	CPLD macrocell Synchronous clock mode timing (5 V devices)	101
Table 51.	CPLD macrocell synchronous clock mode timing (3 V devices)	102
Table 52.	CPLD macrocell asynchronous clock mode timing (5 V devices)	
Table 53.	CPLD macrocell Asynchronous clock mode timing (3 V devices)	104
Table 54.	Input macrocell timing (5 V devices)	105
Table 55.	input macrocell timing (3 V devices)	105
Table 56.	READ timing (5 V devices)	106
Table 57.	READ timing (3 V devices)	107
Table 58.	WRITE timing (5 V devices)	108
Table 59.	WRITE timing (3 V devices)	109
Table 60.	Program, WRITE and Erase times (5 V devices)	110
Table 61.	Program, WRITE and Erase times (3 V devices)	110
Table 62.	Port A Peripheral Data mode READ timing (5 V devices)	
Table 63.	Port A Peripheral Data mode READ timing (3V devices)	
Table 64.	Port A Peripheral Data mode WRITE timing (5 V devices)	112
Table 65.	Port A Peripheral Data mode WRITE timing (3 V devices)	113
Table 66.	Reset (RESET) timing (5 V devices)	113
Table 67.	Reset (RESET) timing (3 V devices) ISC timing (5 V devices) ISC timing (2 V devices)	113
Table 68.	ISC timing (5 V devices)	114
Table 69.	15C tirriing (3 v devices)	115
Table 70.	Power-down timing (5 V devices)	115
Table 71.	Power-down timing (3 V devices)	
Table 72.	PQFP52 - 52-pin plastic quad flat package mechanical dimensions	
Table 73.	PLCC52-52-lead plastic lead chip carrier mechanical dimensions	
Table 74.	TQFP64 - 64-lead thin quad flatpack, package mechanical data	
Table 75.	Ordering information scheme	
Table 76.	PQFP52 connections (see <i>Features</i>)	
Table 77.	PLCC52 connections (see <i>Features</i>)	
Table 78.	TQFP64 connections (see <i>Features</i>)	
Table 79.	Document revision history	127
	Document revision history	
000		

PSD8XXFX List of figures

List of figures

Figure 1.	PQFP52 connections	12
Figure 2.	PLCC52 connections	13
Figure 3.	TQFP64 connections	14
Figure 4.	PSD block diagram	
Figure 5.	PSDsoft Express development tool	23
Figure 6.	Data Polling flowchart	35
Figure 7.	Data Toggle flowchart	37
Figure 8.	Priority level of memory and I/O components	44
Figure 9.	8031 memory modules – separate space	
Figure 10.	8031 memory modules – combined space	45
Figure 11.	Page register	. 46
Figure 12.	PLD diagram	49
Figure 13.	DPLD logic array	50
Figure 14.	Macrocell and I/O port	52
Figure 15.	CPLD Output macrocell	
Figure 16.	Input macrocell	57
Figure 17.	Handshaking communication using input macrocells	58
Figure 18.	An example of a typical 8-bit multiplexed bus interface	
Figure 19.	An example of a typical 8-bit non-multiplexed bus interface	
Figure 20.	Interfacing the PSD with an 80C31	62
Figure 21.	Interfacing the PSD with the 80C251, with One READ input	63
Figure 22.	Interfacing the PSD with the 80C251, with RD and PSEN inputs	
Figure 23.	Interfacing the PSD with the 80C51X, 8-bit data bus	65
Figure 24.	Interfacing the PSD with a 68HC11	66
Figure 25.	General I/O port architecture	68
Figure 26.	Peripheral I/O mode	71
Figure 27.	Port A and port B structure	75
Figure 28.	Port C structure	76
Figure 29.	Port D structure	77
Figure 30.	Port D external Chip Select signals	78
Figure 31.	APD unit	81
Figure 32.	Enable Power-down flowchart	82
Figure 33.	Reset (RESET) timing	86
Figure 34.	PLD ICC /frequency consumption (5 V range)	93
Figure 35.	PLD ICC /frequency consumption (3 V range)	93
Figure 36.	AC measurement I/O waveform	97
Figure 37.	AC measurement load circuit	97
Figure 38.	Switching waveforms – key	97
Figure 39.	Input to output disable / enable	. 100
Figure 40.	Synchronous clock mode timing – PLD	. 101
Figure 41.	Asynchronous Reset / Preset	. 103
Figure 42.	Asynchronous Clock mode Timing (product term clock)	. 103
Figure 43.	Input macrocell timing (product term clock)	. 105
Figure 44.	READ timing	
Figure 45.	WRITE timing	. 108
Figure 46.	Peripheral I/O READ timing	
Figure 47.	Peripheral I/O WRITE timing	
Figure 48.	Reset (RESET) timing	



iot of figures	DEDOVVE
List of figures	PSD8XXF2

Figure 49.	ISC timing	114
Figure 50.	PQFP52 - 52-pin plastic quad flat package mechanical drawing	117
Figure 51.	PLCC52 - 52-lead plastic lead chip carrier package mechanical drawing	118
Figure 52	TOFP64 - 64-lead thin guad flatpack, package outline	119



1 Summary description

The PSD8XXFX family of memory systems for microcontrollers (MCUs) brings in-system-programmability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU based applications.

Table 2 summarizes all the devices.

The CPLD in the PSD devices features an optimized macrocell logic architecture. The PSD macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus, and the internal PSD registers, to simplify communication between the MCU and other supporting devices.

The PSD device includes a JTAG serial programming interface, to allow in-system programming (ISP) of the entire device. This feature reduces development time, simplifies the manufacturing flow, and dramatically lowers the cost of field upgrades. Using ST's special Fast-JTAG programming, a design can be rapidly programmed into the PSD in as little as seven seconds.

The innovative PSD8XXFX family solves key problems faced by designers when managing discrete Flash memory devices, such as:

- First-time in-system programming (ISP)
- Complex address decoding
- Simultaneous read and write to the device.

The JTAG Serial Interface block allows in-system programming (ISP), and eliminates the need for an external Boot EPROM, or an external programmer. To simplify Flash memory updates, program execution is performed from a secondary Flash memory while the primary Flash memory is being updated. This solution avoids the complicated hardware and software overhead necessary to implement IAP.

ST makes available a software development tool, PSDsoft™ Express, that generates ANSI-C compliant code for use with your target MCU. This code allows you to manipulate the non-volatile memory (NVM) within the PSD. Code examples are also provided for:

- Flash memory IAP via the UART of the host MCU
- Memory paging to execute code across several PSD memory pages
- Loading, reading, and manipulation of PSD macrocells by the MCU.

Table 2. Product range


Part number ⁽¹⁾	Primary Flash memory	Secondary Flash memory	SRAM	I/O ports	Numl macro	per of ocells	Serial ISP JTAG/ISC	Turbo mode
	(8 sectors)	(4 sectors)		ports	Input	Output	port	illoue
PSD813F2	1 Mbit	256 Kbit	16 Kbit	27	24	16	yes	yes
PSD813F4	1 Mbit	256 Kbit	none	27	24	16	yes	yes
PSD813F5	1 Mbit	none	none	27	24	16	yes	yes
PSD833F2	1 Mbit	256 Kbit	64 Kbit	27	24	16	yes	yes
PSD834F2	2 Mbit	256 Kbit	64 Kbit	27	24	16	yes	yes

Table 2. Product range (continued)


Part number ⁽¹⁾	Primary Flash memory	Secondary Flash memory	SRAM	I/O ports	Numl macro	per of ocells	Serial ISP JTAG/ISC	Turbo mode	
	(8 sectors)	(4 sectors)		ports	Input	Output	port	illoue	
PSD853F2	1 Mbit	256 Kbit	256 Kbit	27	24	16	yes	yes	
PSD854F2	2 Mbit	256 Kbit	256 Kbit	27	24	16	yes	yes	

All products support: JTAG serial ISP, MCU parallel ISP, ISP Flash memory, ISP CPLD, Security features, Power Management Unit (PMU), Automatic Power-down (APD)










577

Figure 3. TQFP64 connections



PSD8XXFX Pin description

2 Pin description

Table 3. PLCC52 pin description (1)

Pin name	Pin	Туре	Description
ADIO0-7	30-37	I/O	This is the lower Address/Data port. Connect your MCU address or address/data bus according to the following rules: If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect AD0-AD7 to this port. If your MCU does not have a multiplexed address/data bus, or you are using an 80C251 in page mode, connect A0-A7 to this port. If you are using an 80C51XA in burst mode, connect A4/D0 through A11/D7 to this port. ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks was selected. The addresses on this port are passed to the PLDs.
ADIO8-15	39-46	I/O	This is the upper Address/Data port. Connect your MCU address or address/data bus according to the following rules: If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect A8-A15 to this port. If your MCU does not have a multiplexed address/data bus, connect A8-A15 to this port. If you are using an 80C251 in page mode, connect AD8-AD15 to this port. If you are using an 80C51XA in burst mode, connect A12/D8 through A19/D15 to this port. ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks was selected. The addresses on this port are passed to the PLDs.
CNTL0	47	 	The following control signals can be connected to this port, based on your MCU: \overline{WR} – active low Write Strobe input. $R_{\overline{W}}$ – active high READ/active low write input. This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL1	50	ı	The following control signals can be connected to this port, based on your MCU: \[\overline{RD} - active low Read Strobe input. \] \[\begin{align*} \text{E} - E clock input. \] \[\overline{DS} - active low Data Strobe input. \] \[\overline{PSEN} - connect \overline{PSEN} to this port when it is being used as an active low READ signal. \] For example, when the 80C251 outputs more than 16 address bits, \(\overline{PSEN}\) is actually the READ signal. This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL2	49	I	This port can be used to input the PSEN (Program Select Enable) signal from any MCU that uses this signal for code exclusively. If your MCU does not output a Program Select Enable signal, this port can be used as a generic input. This port is connected to the PLDs.
Reset	48	I	Resets I/O ports, PLD macrocells and some of the Configuration registers. Must be low at Power-up.

Pin description PSD8XXFX

Table 3. PLCC52 pin description (1) (continued)

Pin name	Pin	Туре	Description
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7	29 28 27 25 24 23 22 21	I/O	These pins make up port A. These port pins are configurable and can have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellAB0-7) outputs. Inputs to the PLDs. Latched address outputs (see <i>Table 7</i>). Address inputs. For example, PA0-3 could be used for A0-A3 when using an 80C51XA in burst mode. As the data bus inputs D0-D7 for non-multiplexed address/data bus MCUs. D0/A16-D3/A19 in M37702M2 mode. Peripheral I/O mode. Note: PA0-PA3 can only output CMOS signals with an option for high slew rate. However, PA4-PA7 can be configured as CMOS or Open Drain outputs.
PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7	7 6 5 4 3 2 52 51	I/O	These pins make up port B. These port pins are configurable and can have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellAB0-7 or McellBC0-7) outputs. Inputs to the PLDs. Latched address outputs (see Table 7). Note: PB0-PB3 can only output CMOS signals with an option for high slew rate. However, PB4-PB7 can be configured as CMOS or Open Drain outputs.
PC0	20	1/0	PC0 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC0) output. Input to the PLDs. TMS input ⁽²⁾ for the JTAG Serial Interface. This pin can be configured as a CMOS or Open Drain output.
PC1	19	I/O	PC1 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC1) output. Input to the PLDs. TCK input ⁽²⁾ for the JTAG Serial Interface. This pin can be configured as a CMOS or Open Drain output.
PC2	18	I/O	PC2 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McelIBC2) output. Input to the PLDs. This pin can be configured as a CMOS or Open Drain output.

PSD8XXFX Pin description

Table 3. PLCC52 pin description (1) (continued)


Pin name	Pin	Туре	Description (*/ (continued)
PC3	17	I/O	PC3 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC3) output. Input to the PLDs. TSTAT output ⁽²⁾ for the JTAG Serial Interface. Ready/Busy output for parallel in-system programming (ISP). This pin can be configured as a CMOS or Open Drain output.
PC4	14	I/O	PC4 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC4) output. Input to the PLDs. TERR output ⁽²⁾ for the JTAG Serial Interface. This pin can be configured as a CMOS or Open Drain output.
PC5	13	I/O	PC5 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC5) output. Input to the PLDs. TDI input ⁽²⁾ for the JTAG Serial Interface. This pin can be configured as a CMOS or Open Drain output.
PC6	12	I/O	PC6 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC6) output. Input to the PLDs. TDO output ⁽²⁾ for the JTAG Serial Interface. This pin can be configured as a CMOS or Open Drain output.
PC7	Syle	I/O	PC7 pin of port C. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. CPLD macrocell (McellBC7) output. Input to the PLDs. DBE – active low Data Byte Enable input from 68HC912 type MCUs. This pin can be configured as a CMOS or Open Drain output.
PD0	10	I/O	PD0 pin of port D. This port pin can be configured to have the following functions: ALE/AS input latches address output from the MCU. MCU I/O – write or read from a standard output or input port. Input to the PLDs. CPLD output (External Chip Select).
PD1	9	I/O	PD1 pin of port D. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Input to the PLDs. CPLD output (External Chip Select). CLKIN – clock input to the CPLD macrocells, the APD Unit's Power-down counter, and the CPLD AND Array.

Pin description PSD8XXFX

PLCC52 pin description (1) (continued) Table 3.

38 16,	PD2 pin of port D. This port pin can be configured to have the following functions: MCU I/O - write to or read from a standard output or input port. Input to the PLDs. CPLD output (External Chip Select). PSD Chip Select input (CSI). When low, the MCU can access the PSD memory and I/O. When high, the PSD memory blocks are disabled to conserve power. Supply voltage							
16	Supply voltage							
16,								
6	Ground pins							
GND 7.6 Ground pins 1. The pin numbers in this table are for the PLCC package only. See the package information from <i>Table 73</i> onwards, for pin numbers on other package types. 2. These functions can be multiplexed with other functions.								
	Y							

The pin numbers in this table are for the PLCC package only. See the package information from *Table 73* onwards, for pin



Doc ID 7833 Rev 7

3 PSD architectural overview

PSD devices contain several major functional blocks. *Figure 4* shows the architecture of the PSD device family. The functions of each block are described briefly in the following sections. Many of the blocks perform multiple functions and are user configurable.

3.1 Memory

Each of the memory blocks is briefly discussed in the following paragraphs. A more detailed discussion can be found in *Section 6.1: Memory blocks*.

The 1 Mbit or 2 Mbit (128K x 8, or 256K x 8) Flash memory is the primary memory of the PSD. It is divided into 8 equally-sized sectors that are individually selectable.

The optional 256 Kbit (32K x 8) secondary Flash memory is divided into 4 equally-sized sectors. Each sector is individually selectable.

The optional SRAM is intended for use as a scratch-pad memory or as an extension to the MCU SRAM.

Each sector of memory can be located in a different address space as defined by the user. The access times for all memory types includes the address latching and DPLD decoding time.

3.2 Page register

The 8-bit Page register expands the address range of the MCU by up to 256 times. The paged address can be used as part of the address space to access external memory and peripherals, or internal memory and I/O. The Page register can also be used to change the address mapping of sectors of the Flash memories into different memory spaces for IAP.

3.3 PLDs

The device contains two PLDs, the Decode PLD (DPLD) and the Complex PLD (CPLD), as shown in *Table 4*, each optimized for a different function. The functional partitioning of the PLDs reduces power consumption, optimizes cost/performance, and eases design entry.

The DPLD is used to decode addresses and to generate Sector Select signals for the PSD internal memory and registers. The DPLD has combinatorial outputs. The CPLD has 16 Output macrocells (OMC) and 3 combinatorial outputs. The PSD also has 24 input macrocells (IMC) that can be configured as inputs to the PLDs. The PLDs receive their inputs from the PLD input bus and are differentiated by their output destinations, number of product terms, and macrocells.

The PLDs consume minimal power. The speed and power consumption of the PLD is controlled by the Turbo Bit in PMMR0 and other bits in the PMMR2. These registers are set by the MCU at run-time. There is a slight penalty to PLD propagation time when invoking the power management features.

3.4 I/O ports

The PSD has 27 individually configurable I/O pins distributed over the four ports (Port A, B, C, and D). Each I/O pin can be individually configured for different functions. ports can be configured as standard MCU I/O ports, PLD I/O, or latched address outputs for MCUs using multiplexed address/data buses.

The JTAG pins can be enabled on port C for in-system programming (ISP).

Ports A and B can also be configured as a data port for a non-multiplexed bus.

3.5 MCU bus interface

PSD interfaces easily with most 8-bit MCUs that have either multiplexed or non-multiplexed address/data buses. The device is configured to respond to the MCU control signals, which are also used as inputs to the PLDs. For examples, please see *Section 15.4: MCU bus interface examples*.

Table 4. PLD I/O

Name	Inputs	Outputs	Product terms
Decode PLD (DPLD)	73	17	42
Complex PLD (CPLD)	73	19	140

3.6 JTAG port

In-system programming (ISP) can be performed through the JTAG signals on port C. This serial interface allows complete programming of the entire PSD device. A blank device can be completely programmed. The JTAG signals (TMS, TCK, TSTAT, TERR, TDI, TDO) can be multiplexed with other functions on port C. *Table 5* indicates the JTAG pin assignments.

3.7 In-system programming (ISP)

Using the JTAG signals on port C, the entire PSD device can be programmed or erased without the use of the MCU. The primary Flash memory can also be programmed in-system by the MCU executing the programming algorithms out of the secondary memory, or SRAM. The secondary memory can be programmed the same way by executing out of the primary Flash memory. The PLD or other PSD configuration blocks can be programmed through the JTAG port or a device programmer. *Table 6* indicates which programming methods can program different functional blocks of the PSD.

3.8 Power management unit (PMU)

The power management unit (PMU) gives the user control of the power consumption on selected functional blocks based on system requirements. The PMU includes an Automatic Power-down (APD) Unit that turns off device functions during MCU inactivity. The APD unit has a Power-down mode that helps reduce power consumption.

The PSD also has some bits that are configured at run-time by the MCU to reduce power consumption of the CPLD. The Turbo Bit in PMMR0 can be reset to '0' and the CPLD latches its outputs and goes to sleep until the next transition on its inputs.

Additionally, bits in PMMR2 can be set by the MCU to block signals from entering the CPLD to reduce power consumption. Please see *Section 17: Power management* for more details.

Table 5. JTAG Signals on port C

Port C pins		JTAG signal
PC0	TMS	
PC1	TCK	
PC3	TSTAT	
PC4	TERR	1(5)
PC5	TDI	1.10
PC6	TDO	00/0

Table 6. Methods for programming different functional blocks of the PSD

Functional block	JTAG programming	Device programmer	IAP						
Primary Flash memory	Yes	Yes	Yes						
Secondary Flash memory	Yes	Yes	Yes						
PLD array (DPLD and CPLD)	Yes	Yes	No						
PSD configuration	Yes	Yes	No						
PSD configuration Yes Yes No									

Development system 4

The PSD8XXFX family is supported by PSDsoft Express, a Windows-based software development tool. A PSD design is quickly and easily produced in a point and click environment. The designer does not need to enter Hardware Description Language (HDL) equations, unless desired, to define PSD pin functions and memory map information. The general design flow is shown in Figure 5. PSDsoft Express is available from our web site (the address is given on the back page of this data sheet) or other distribution channels.

PSDsoft Express directly supports two low cost device programmers form ST: PSDpro and FlashLINK (JTAG). Both of these programmers may be purchased through your local distributor/representative, or directly from our web site using a credit card. The PSD is also supported by third party device programmers. See our web site for the current list.

Jete Prodi **PSDabel** PLD DESCRIPTION MODIFY ABEL TEMPLATE FILE OR GENERATE NEW FILE **PSD Configuration PSD TOOLS CONFIGURE MCU BUS** GENERATE C CODE INTERFACE AND OTHER SPECIFIC TO PSD **PSD ATTRIBUTES FUNCTIONS PSD Fitter** LOGIC SYNTHESIS **USER'S CHOICE OF FIRMWARE** MICROCONTROLLER **AND FITTING** HEX OR S-RECORD COMPILER/LINKER ADDRESS TRANSLATION **FORMAT** AND MEMORY MAPPING *.OBJ FILE **PSD Simulator PSD Programmer** *.OBJ AND *.SVF **FILES AVAILABLE** FOR 3rd PARTY PSDsilos III PSDPro, or PROGRAMMERS **DEVICE SIMULATION** FlashLINK (JTAG) (CONVENTIONAL or (OPTIONAL) JTAG-ISC) AI04918

Figure 5. **PSDsoft Express development tool**

5 PSD register description and address offset

Table 7 shows the offset addresses to the PSD registers relative to the CSIOP base address. The CSIOP space is the 256 bytes of address that is allocated by the user to the internal PSD registers. *Table 8* provides brief descriptions of the registers in CSIOP space. The following section gives a more detailed description.

Table 7. I/O port latched address output assignments⁽¹⁾⁽²⁾

Mou	Ро	rt A	Port B		
MCU	Port A (3:0)	Port A (7:4)	Port B (3:0)	Port B (7:4)	
8051XA (8-bit)	N/A	Address a7-a4	Address a11-a8	N/A	
80C251 (page mode)	N/A	N/A	Address a11-a8	Address a15- a12	
All other 8-bit multiplexed	Address a3-a0	Address a7-a4	Address a3-a0	Address a7-a4	
8-bit non-multiplexed bus	N/A	N/A	Address a3-a0	Address a7-a4	

^{1.} See Section 16: I/O ports, on how to enable the Latched Address Output function.

Table 8. Register address offset

	Register name	Port A	Port B	Port C	Port D	Other (1)	Description
	Data In	00	01	10	11		Reads port pin as input, MCU I/O input mode
	Control	02	03				Selects mode between MCU I/O or Address Out
	Data Out	04	05	12	13		Stores data for output to port pins, MCU I/O output mode
	Direction	06	07	14	15		Configures port pin as input or output
-1050le	Drive Select	08	09	16	17		Configures port pins as either CMOS or Open Drain on some pins, while selecting high slew rate on other pins.
Ob	Input macrocell	0A	0B	18			Reads input macrocells
	Enable Out	0C	0D	1A	1B		Reads the status of the output enable to the I/O port driver
	Output macrocells AB	20	20				READ – reads output of macrocells AB WRITE – loads macrocell flip-flops
	Output macrocells BC		21	21			READ – reads output of macrocells BC WRITE – loads macrocell flip-flops

24/128 Doc ID 7833 Rev 7

^{2.} N/A = Not Applicable

Table 8. Register address offset (continued)

Register name	Port A	Port B	Port C	Port D	Other (1)	Description
Mask macrocells AB	22	22				Blocks writing to the Output macrocells AB
Mask macrocells BC		23	23			Blocks writing to the Output macrocells BC
Primary Flash Protection					C0	Read only – Primary Flash Sector Protection
Secondary Flash memory Protection					C2	Read only – PSD Security and Secondary Flash memory Sector Protection
JTAG Enable					C7	Enables JTAG port
PMMR0					В0	Power Management register 0
PMMR2					B4	Power Management register 2
Page					E0	Page register
VM					E2	Places PSD memory areas in program and/or data space on an individual basis.

^{1.} Other registers that are not part of the I/O ports.

Obsolete Product(s)