

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










PSD835G2

Flash PSD, 5 V supply, for 8-bit MCUs 4 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM

Features

- Flash in-system programmable (ISP) peripheral for 8-bit MCUs
- Dual bank flash memories
 - 4 Mbits of primary Flash memory (8 uniform sectors, 64 Kbytes)
 - 256 Kbits of secondary Flash memory with 4 sectors
 - Concurrent operation: READ from one memory while erasing and writing the other
- 64 Kbit of SRAM
- 52 reconfigurable I/O ports
- Enhanced JTAG serial port
- PLD with macrocells
 - Over 3000 gates of PLD: CPLD and DPLD
 - CPLD with 16 output macrocells (OMCs) and 24 Rev 5 macrocells (IMCs)
 - DPLD user defined internal chip select decoding
- 52 individually configurable I/O port pins They can be used for the following functions:
 - MCU I/Os
 - PLD I/Os
 - Latched MCU address output
 - Special function I/Os.
 - I/O ports may be configured as open-drain outputs.
- In-system programming (ISP) with JTAG
 - Built-in JTAG compliant serial port allows full-chip in-system programmability
 - Efficient manufacturing allow easy product testing and programming
 - Use low cost FlashLINK cable with PC



- Page register
 - Internal page register that can be used to expand the microcontroller address space by a factor of 256
- Programmable power management
- High endurance
 - 100,000 Erase/WRITE cycles of Flash memory
 - 1,000 Erase/Write cycles of PLD
 - 15 year data retention
- 5 V±10% single supply voltage
- Standby current as low as 50 µA
- Memory speed
 - 70 ns Flash memory and SRAM access time for V_{CC} = 4.5 to 5.5 V
 - 90 ns Flash memory and SRAM access time for V_{CC} = 4.5 to 5.5 V
- ECOPACK[®] package

Contents PSD835G2

Contents

1	Descr	ription	11
	1.1	In-System Programming (ISP) via JTAG	11
		1.1.1 First time programming	11
		1.1.2 Inventory build-up of preprogrammed devices	11
		1.1.3 Expensive sockets	11
	1.2	In-application programming (IAP)	12
		1.2.1 Simultaneous READ and WRITE to Flash memory	
		1.2.2 Complex memory mapping	12
		1.2.3 Separate program and data space	12
	1.3	PSDsoft™	12
•	DOD		
2		architectural overview	
	2.1	Memory	19
	2.2	Page register	19
	2.3		
	2.4	I/O ports	20
	2.5	MCU bus interface	20
	2.6	JTAG port	20
	2.7	In-system programming (ISP)	20
	2.8	In-application reprogramming (IAP)	21
	2.9	Power management unit (PMU)	21
7/6			
3 50"	Devel	lopment system	22
O	DCD -	vaniatov da amiutiau and adduces affect	0 4
4	P5D r	register description and address offset	24
5	Reais	ster bit definition	26
6	Detail	led operation	32
	6.1	Memory blocks	32
	6.2	Primary Flash memory and secondary Flash memory description	33
	6.3	Memory Block Select signals	33
	6.4	Upper and lower block in main Flash sector	33

PSD835G2 Contents

	6.5	Ready/Busy (PE4)	34
	6.6	Memory operation	34
7	Instru	ictions	37
	7.1	Power-up mode	37
	7.2	READ	37
	7.3	Read Memory Contents	38
	7.4	Read Primary Flash Identifier	38
	7.5	Read Memory Sector Protection Status	38
	7.6	Read the Erase/Program Status bits	38
	7.7	Data Polling flag (DQ7)	39
	7.8	Toggle flag (DQ6)	39
	7.9	Error flag (DQ5)	39
	7.10	Erase Time-out flag (DQ3)	40
8	Progr	ramming Flash memory	41
	8.1	Data Polling	41
	8.2	Data Toggle	42
	8.3	Unlock Bypass	43
9		ng Flash memory	
	9.1	Flash Bulk Erase	
	9.2	Flash Sector Erase	
	9.3	Suspend Sector Erase	
veo.	9.4	Resume Sector Erase	45
10	Speci	ific features	46
	10.1	Flash Memory Sector Protect	46
	10.2	Reset Flash	46
	10.3	Reset (RESET) signal	46
11	SRAN	Λ	47
12	Secto	or Select and SRAM Select	48
	12.1	Example	48

	12.2	Memory Select configuration for MCUs with separate program and data spaces 48		
	12.3	Configuration modes for MCUs with separate program and data spaces 4	9	
		12.3.1 Separate space modes4	.9	
		12.3.2 Combined space modes	.9	
13	Page	register 5	1	
14	Memo	ory ID registers5	2	
15	PLDs		3	
	15.1	PSD Turbo bit	3	
	15.2	Decode PLD (DPLD)	6	
	15.3	Decode PLD (DPLD) 5 Complex PLD (CPLD) 5	7	
	15.4	Output macrocell (OMC) 5		
	15.5	Product term allocator 6	0	
	15.6	Loading and Reading the output macrocells (OMC) 6	0	
	15.7	The OMC Mask register	0	
	15.8	The Output Enable of the OMC 6	0	
	15.9	Input macrocells (IMC)	2	
	15.10	External chip	5	
16	MCU	bus interface	6	
	16.1	PSD interface to a multiplexed 8-bit bus 6	7	
16	16.2	PSD interface to a non-multiplexed 8-bit bus 6	7	
~c0"	16.3	MCU bus interface examples 6	8	
<i>O</i> 2	16.4	80C31	9	
	16.5	80C251	0	
	16.6	80C51XA 7	3	
	16.7	68HC11 7	4	
17	I/O po	orts7	5	
	17.1	General port architecture 7	5	
	17.2	Port operating modes	6	
	17.3	MCU I/O mode	7	

PSD835G2 Contents

	17.4	PLD I/O mode	77
	17.5	Address Out mode	77
	17.6	Address In mode	79
	17.7	Data port mode	79
	17.8	Peripheral I/O mode	79
	17.9	JTAG in-system programming (ISP)	
	17.10	Port configuration registers (PCR)	80
	17.11	Control register	80
	17.12	Direction register	80
	17.13	Drive Select register	81
	17.14	Port Data registers	82
	17.15	Data In	82
	17.16	Data Out register	82
	17.17	Output macrocells (OMC)	83
	17.18	Output macrocells (OMC)	83
	.,	input madrecone (inte)	-
	17.20	Enable Out	83
		Ports A,B and C – functionality and structure	
	17.22	Port D – functionality and structure	85
	17.23	Port E – functionality and structure	85
	17.24	Port F – functionality and structure	86
	17.25	Port G – functionality and structure	86
18	Powe	r management	88
20	18.1	Automatic Power-down (APD) unit and Power-down mode	89
		18.1.1 Power-down mode	89
	18.2	Other power saving options	90
	18.3	PLD Power Management	90
	18.4	PSD Chip Select Input (CSI, PD2)	91
	18.5	Input clock	91
	18.6	Input control signals	92
19	Reset	t timing and device status at Reset	93
	19.1	Power-Up Reset	93

Contents	PSD835G2
Somenis	roboodaz

	19.2 Warm Reset			
	19.3 I/O pin, register and PLD status at Reset			
	19.4 Reset of Flash memory erase and program cycles			
20	Programming in-circuit using the JTAG/ISP interface 95			
	20.1 Standard JTAG signals			
	20.2 JTAG extensions			
	20.3 Security and Flash memory protection			
21	Maximum ratings			
22	DC and AC parameters			
23				
24	Part numbering			
Append	lix A Pin assignments			
Revisio	n history			
	n history			
	· e Pla			
	Ele			
0050				
OF				

PSD835G2 List of tables

List of tables

Table 1. Pin description	
Table 2. PLD I/O	200
5 1	
Table 4. Methods for programming different functional blocks of the PSD	
Table 5. Register address offset	
Table 6. Memory block size and organization	
Table 7. Instructions	
Table 8. Status bit	
Table 9. DPLD and CPLD inputs	
Table 10. Output macrocell port and data bit assignments	
Table 11. MCUs and their control signals	
Table 12. 80C251 configurations	
Table 13. Interfacing the PSD with the 80C251, with one READ Input	
Table 14. Port operating modes	77
Table 15. Port operating mode settings	78
Table 16. I/O port latched address output assignments	78
Table 17. Port configuration registers (PCR)	81
Table 18. Port Pin Direction Control, Output Enable P.T. not defined	81
Table 19. Port Pin Direction Control, Output Enable P.T. Defined	
Table 20. Port Direction Assignment example	
Table 21. Drive register Pin Assignment	
Table 22. Port Data registers	83
Table 23. Power-down mode effect on ports	
Table 24. PSD timing and standby current during Power-down mode	
Table 25. APD counter operation	
Table 26. Status during Power-Up Reset, Warm Reset and Power-down mode	
Table 27. JTAG port signals	
Table 28. Absolute maximum ratings	
Table 29. Example of PSD typical power calculation at $V_{CC} = 5.0V$ (with Turbo modern calculation)	
Table 30. Example of PSD Typical Power Calculation at $V_{CC} = 5.0V$ (with Turbo m	
Table 31. Operating conditions	
Table 32. AC signal letters for PLD timing	
Table 33. AC signal behavior symbols for PLD timing	
Table 34. AC measurement conditions	
Table 35. Capacitance	
Table 36. DC characteristics	
Table 37. CPLD combinatorial timing	
Table 38. CPLD macrocell synchronous clock mode timing	
Table 39. CPLD macrocell asynchronous clock mode timing	
Table 40. Input macrocell timing	107
Table 41. READ timing	108
Table 42. WRITE timing	110
Table 43. Port F Peripheral Data mode Read timing	111
Table 44. Port F Peripheral Data mode Write timing	112
Table 45. Program, Write and Erase times	112
Table 46. Power-down timing	
Table 47. Reset (Reset) timing	
Table 48. ISC timing	

List of tables	PSD835G

Table 49.	LQFP80 - 80-lead plastic thin, quad, flat package mechanical data	116
Table 50.	PSD835G2 LQFP80	118
Table 51.	Document revision history	119



PSD835G2 List of figures

List of figures

Figure 1.	LQFP80 connections	13
Figure 2.	PSD block diagram	18
Figure 3.	PSDsoft development tool	23
Figure 4.	Example for Flash Sector Chip Select FS0	34
Figure 5.	Selecting the upper or lower block in a primary Flash memory sector	34
Figure 6.	Data Polling flowchart	
Figure 7.	Data Toggle flowchart	
Figure 8.	Priority level of memory and I/O components	
Figure 9.	8031 memory modules – separate space	
Figure 10.	8031 memory modules – combined space	
Figure 11.	Page register	
Figure 12.	PLD diagram	
Figure 13.	DPLD logic array	
Figure 14.	Macrocell and I/O port	
Figure 15.	CPLD output macrocell	61
Figure 16.	Input macrocell	63
Figure 17.	Handshaking communication using input macrocells	
Figure 18.	External Chip Select	
Figure 19.	An example of a typical 8-bit multiplexed bus interface	67
Figure 20.	An example of a typical 8-bit non-multiplexed bus interface	
Figure 21.	Interfacing the PSD with an 80C31	
Figure 22.	Interfacing the PSD with the 80C251, with RD and PSEN inputs	
Figure 23.	Interfacing the PSD with the 80C51X, 8-bit data bus	
Figure 24.	Interfacing the PSD with a 68HC11	
Figure 25.	General I/O port architecture	
Figure 26.	Peripheral I/O mode	
Figure 27.	Port A, B and C structure	
Figure 28.	Port D structure	
Figure 29.	Port E, F, G structure	
Figure 30.	APD unit	
Figure 31.	Enable power-down flowchart	
Figure 32.	Power-Up and Warm Reset (RESET) timing	
Figure 33.	PLD ICC /frequency consumption	
Figure 34.	AC measurement I/O waveform	
Figure 35.	AC measurement load circuit	
Figure 36.	Switching waveforms – key	
Figure 37.	Input to Output Disable / Enable	
Figure 38.	Combinatorial timing – PLD	
Figure 39.	Synchronous clock mode timing – PLD	
Figure 40.	Asynchronous Reset / Preset	
Figure 41.	Asynchronous clock mode timing (product term clock)	
Figure 42.	Input macrocell timing (product term clock)	
Figure 43.	READ timing	
Figure 44.	WRITE timing	
Figure 45.	Peripheral I/O Read timing	
Figure 46.	Peripheral I/O Write timing	
Figure 47.	Reset (RESET) timing	
Figure 48.	ISC timing	

ist of figures	PSD835G2



PSD835G2 Description

1 Description

The PSD family of memory systems for microcontrollers (MCUs) brings In-System-Programmability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU based applications.

The CPLD in the PSD devices features an optimized macrocell logic architecture. The PSD macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus, and the internal PSD registers, to simplify communication between the MCU and other supporting devices.

The PSD family offers two methods to program the PSD Flash memory while the PSD is soldered to the circuit board: In-System Programming (ISP) via JTAG, and In-Application Programming (IAP).

1.1 In-System Programming (ISP) via JTAG

An IEEE 1149.1 compliant JTAG In-System Programming (ISP) interface is included on the PSD enabling the entire device (Flash memories, PLD, configuration) to be rapidly programmed while soldered to the circuit board. This requires no MCU participation, which means the PSD can be programmed anytime, even when completely blank.

The innovative JTAG interface to Flash memories is an industry first, solving key problems faced by designers and manufacturing houses, such as:

- First time programming
- Inventory build-up of preprogrammed devices
- Expensive sockets

1.1.1 First time programming

How do I get firmware into the Flash memory the very first time? JTAG is the answer. Program the blank PSD with no MCU involvement.

1.1.2 Inventory build-up of preprogrammed devices

How do I maintain an accurate count of pre-programmed Flash memory and PLD devices based on customer demand? How many and what version? JTAG is the answer. Build your hardware with blank PSDs soldered directly to the board and then custom program just before they are shipped to the customer. No more labels on chips, and no more wasted inventory.

1.1.3 Expensive sockets

How do I eliminate the need for expensive and unreliable sockets? JTAG is the answer. Solder the PSD directly to the circuit board. Program first time and subsequent times with JTAG. No need to handle devices and bend the fragile leads.

Description PSD835G2

1.2 In-application programming (IAP)

Two independent Flash memory arrays are included so that the MCU can execute code from one while erasing and programming the other. Robust product firmware updates in the field are possible over any communications channel (CAN, Ethernet, UART, J1850, etc.) using this unique architecture. Designers are relieved of the following problems:

- Simultaneous READ and WRITE to Flash memory
- Complex memory mapping
- Separate program and data space

1.2.1 Simultaneous READ and WRITE to Flash memory

How can the MCU program the same memory from which it is executing code? It cannot. The PSD allows the MCU to operate the two Flash memory blocks concurrently, reading code from one while erasing and programming the other during IAP.

1.2.2 Complex memory mapping

How can I map these two memories efficiently? A programmable Decode PLD (DPLD) is embedded in the PSD. The concurrent PSD memories can be mapped anywhere in MCU address space, segment by segment with extremely high address resolution. As an option, the secondary Flash memory can be swapped out of the system memory map when IAP is complete. A built-in page register breaks the MCU address limit.

1.2.3 Separate program and data space


How can I write to Flash memory while it resides in Program space during field firmware updates? My 80C51 will not allow it. The PSD provides means to reclassify Flash memory as Data space during IAP, then back to Program space when complete.

1.3 PSDsoft™

PSDsoft, a software development tool from ST, guides you through the design process step-by-step making it possible to complete an embedded MCU design capable of ISP/IAP in just hours. Select your MCU and PSDsoft takes you through the remainder of the design with point and click entry, covering PSD selection, pin definitions, programmable logic inputs and outputs, MCU memory map definition, ANSI-C code generation for your MCU, and merging your MCU firmware with the PSD design. When complete, two different device programmers are supported directly from PSDsoft: FlashLINK (JTAG) and PSDpro.

PSD835G2 Description





Description PSD835G2

Table 1. Pin description

Pin name	Pin	n Type Description	
ADIO0-7	3-7- 10-12	I/O	This is the lower Address/Data port. Connect your MCU address or address/data bus according to the following rules: If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect AD0-AD7 to this port. If your MCU does not have a multiplexed address/data bus, connect A0-A7 to this port. If you are using an 80C51XA in burst mode, connect A4/D0 through A11/D7 to this port. ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks was selected. The addresses on this port are passed to the PLDs.
ADIO8- 15	13-20	I/O	This is the upper Address/Data port. Connect your MCU address or address/data bus according to the following rules: If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect A8-A15 to this port. If your MCU does not have a multiplexed address/data bus, connect A8-A15 to this port. If you are using an 80C251 in page mode, connect AD8-AD15 to this port. If you are using an 80C51XA in burst mode, connect A12-A19 to this port. ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks was selected. The addresses on this port are passed to the PLDs.
CNTL0	59	1	The following control signals can be connected to this port, based on your MCU: \overline{WR} – active low Write Strobe input. $R_{\overline{W}}$ – active high READ/active low WRITE input. This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL1	60	ı	The following control signals can be connected to this port, based on your MCU: $\overline{\text{RD}}$ – active low Read Strobe input. $\overline{\text{E}}$ – E clock input. $\overline{\text{DS}}$ – active low Data Strobe input. $\overline{\text{DS}}$ – active low Data Strobe input. $\overline{\text{PSEN}}$ – connect $\overline{\text{PSEN}}$ to this port when it is being used as an active low READ signal. For example, when the 80C251 outputs more than 16 address bits, $\overline{\text{PSEN}}$ is actually the READ signal. This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL2	40	I	This port can be used to input the PSEN (Program Select Enable) signal from any MCU that uses this signal for code exclusively. If your MCU does not output a Program Select Enable signal, this port can be used as a generic input. This port is connected to the PLDs as input.
Reset	39	I	Active low input. Resets I/O ports, PLD macrocells and some of the Configuration registers and JTAG registers. Must be low at Power-up. Reset also aborts the Flash programming/erase cycle that is in progress.

PSD835G2 Description

Table 1. Pin description (continued)

Table 1.	Pin d	escription	(continued)						
Pin name	Pin	Туре	Description						
PA0	58		These pins make up port A. These port pins are configurable and can have the						
PA1	57		following functions:						
PA2	56		MCU I/O – write to or read from a standard output or input port.						
PA3	55	I/O CMOS	ODI D						
PA4	54	or Open Drain	CPLD macrocell (McellA0-7) outputs.						
PA5	53	Drain	Institute to the DI De						
PA6	52		Inputs to the PLDs.						
PA7	51		Latched, transparent or registered PLD input.						
PB0	68		These pins make up port B. These port pins are configurable and can have the following functions:						
PB1	67		MCU I/O – write to or read from a standard output or input port.						
PB2	66	1/0 01400	while to or read from a standard output or input port.						
PB3	65	I/O CMOS or Open	CPLD macrocell (McellB0-7) output.						
PB4	64	Drain	of Es madroson (mosnes 7) output.						
PB5	63		Inputs to the PLDs.						
PB6	62		impate to the 1 EBS.						
PB7	61		Latched, transparent or registered PLD input.						
PC0	48								
PC1	47		These pins make up port C. These port pins are configurable and can have the following functions:						
PC2	46		MCU I/O – write to or read from a standard output or input port.						
PC3	45	I/O CMOS or Open	who is of read from a standard output of input port.						
PC4	44	Drain	External Chip Select (ECS0-7) output.						
PC5	43		External only coloci (2000 1) surput.						
PC6	42	- (Latched, transparent or registered PLD input.						
PC7	41	200							
	. 0	I/O CMOS	PD0 pin of port D. This port pin can be configured to have the following functions: ALE/AS input latches addresses on ADIO0-ADIO15 pins.						
PD0	79	or Open	AS input latches addresses on ADIO0-ADIO15 pins on the rising edge.						
1 20	0	Drain	Input to the PLDs.						
30			Transparent PLD input.						
Ŋ,			PD1 pin of port D. This port pin can be configured to have the following functions:						
		I/O CMOS	MCU I/O – write to or read from a standard output or input port.						
PD1	80	or Open	Input to the PLDs.						
		Drain	CLKIN – clock input to the CPLD macrocells, the APD Unit's Power-down counter, and the CPLD AND Array.						
			PD2 pin of port D. This port pin can be configured to have the following functions:						
		I/O CMOS	MCU I/O – write to or read from a standard output or input port.						
PD2	1	or Open	Input to the PLDs.						
		Drain	PSD Chip Select Input (CSI). When low, the MCU can access the PSD memory						
			and I/O. When high, the PSD memory blocks are disabled to conserve power. The trailing edge of CSI can be used to get the PSD out of power-down mode.						
			Training edge of Col cart be used to get the Fob out of power-down mode.						

Description PSD835G2

Table 1. Pin description (continued)


Pin name	Pin	Туре	Description
PD3	2	I/O CMOS or Open Drain	PD3 pin of port D. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Input to the PLDs.
PE0	71	I/O CMOS or Open Drain	PE0 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TMS input for JTAG/ISP interface.
PE1	72	I/O CMOS or Open Drain	PE1 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TCK input for JTAG/ISP interface (Schmidt Trigger).
PE2	73	I/O CMOS or Open Drain	PE2 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TDI input for JTAG/ISP interface.
PE3	74	I/O CMOS or Open Drain	PE3 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TDO input for JTAG/ISP interface.
PE4	75	I/O CMOS or Open Drain	PE4 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TSTAT input for the ISP interface. Ready/Busy for in-circuit Parallel Programming.
PE5	76	I/O CMOS or Open Drain	PE5 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output. TERR active low input for ISP interface.
PE6	77	I/O CMOS or Open Drain	PE6 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output.
PE7	78	I/O CMOS or Open Drain	PE7 pin of port E. This port pin can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Latched address output.
PF0-PF7	31-38	I/O CMOS or Open Drain	PF0 through PF7 pins of port F. This port pins can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port. Input to the PLDs. Latched address outputs. As address A0-A3 inputs in 80C51XA mode. As data bus port (D07) in non-multiplexed bus configuration.

PSD835G2 Description

Table 1. Pin description (continued)

	Pin	Туре	Description
PG0-PG7		I/O CMOS or Open	PG0 through PG7 pins of port G. This port pins can be configured to have the following functions: MCU I/O – write to or read from a standard output or input port.
	70	Drain	Latched address outputs.
V_{CC}	9, 29, 69		Supply voltage
GND	8, 30, 49, 50, 70		Ground pins
			Ground pins Obsolete Products Aucits







2 PSD architectural overview

PSD devices contain several major functional blocks. *Figure 2: PSD block diagram* shows the architecture of the PSD device family. The functions of each block are described briefly in the following sections. Many of the blocks perform multiple functions and are user configurable.

2.1 Memory

Each of the memory blocks is briefly discussed in the following paragraphs. A more detailed discussion can be found in the section entitled *Section 6.1: Memory blocks on page 32*. The 4 Mbit (512K x 8) Flash memory is the primary memory of the PSD. It is divided into 8 equally-sized sectors that are individually selectable.

The 256 Kbit (32K x 8) secondary Flash memory is divided into 4 equally-sized sectors. Each sector is individually selectable.

The 64 Kbit SRAM is intended for use as a scratch-pad memory or as an extension to the MCU SRAM.

Each sector of memory can be located in a different address space as defined by the user. The access times for all memory types includes the address latching and DPLD decoding time.

2.2 Page register

The 8-bit Page register expands the address range of the MCU by up to 256 times. The paged address can be used as part of the address space to access external memory and peripherals, or internal memory and I/O. The Page register can also be used to change the address mapping of sectors of the Flash memories into different memory spaces for IAP.

2.3 PLDs

The device contains two PLDs, the Decode PLD (DPLD) and the Complex PLD (CPLD), as shown in *Table 2*, each optimized for a different function. The functional partitioning of the PLDs reduces power consumption, optimizes cost/performance, and eases design entry.

The DPLD is used to decode addresses and to generate Sector Select signals for the PSD internal memory and registers. The CPLD can implement user-defined logic functions. The DPLD has combinatorial outputs. The CPLD has 16 output macrocells (OMC) and 8 combinatorial outputs. The PSD also has 24 input macrocells (IMC) that can be configured as inputs to the PLDs. The PLDs receive their inputs from the PLD Input Bus and are differentiated by their output destinations, number of product terms, and macrocells.

The PLDs consume minimal power by using power-management design techniques. The speed and power consumption of the PLD is controlled by the Turbo bit in PMMR0 and other bits in the PMMR2. These registers are set by the MCU at run-time. There is a slight penalty to PLD propagation time when invoking the power management features.

2.4 **I/O** ports

The PSD has 52 I/O pins distributed over the seven ports (Port A, B, C, D, E, F and G). Each I/O pin can be individually configured for different functions. ports can be configured as standard MCU I/O ports, PLD I/O, or latched address outputs for MCUs using multiplexed address/data buses.

The JTAG pins can be enabled on port E for in-system programming (ISP). ports F and G can also be configured as data ports for a non-multiplexed bus.

Ports A and B can also be configured as a data port for a non-multiplexed bus.

2.5 MCU bus interface

PSD interfaces easily with most 8-bit MCUs that have either multiplexed or non-multiplexed address/data buses. The device is configured to respond to the MCU's control signals, which are also used as inputs to the PLDs. For examples, please see *Section 16.3: MCU bus interface examples on page 68*.

Table 2. PLD I/O

Name	Inputs	Outputs	Product terms
Decode PLD (DPLD)	82	17	43
Complex PLD (CPLD)	82	24	150

Table 3. JTAG signals on port E

Port E pins	JTAG signal
PE0	TMS
PE1	TCK
PE2	TDI
PE3	TDO
PE4	TSTAT
PE5	TERR

2.6 JTAG port

In-system programming (ISP) can be performed through the JTAG signals on port E. This serial interface allows complete programming of the entire PSD device. A blank device can be completely programmed. The JTAG signals (TMS, TCK, TSTAT, TERR, TDI, TDO) can be multiplexed with other functions on port E. *Table 3: JTAG signals on port E* indicates the JTAG pin assignments.

2.7 In-system programming (ISP)

Using the JTAG signals on port E, the entire PSD device (memory, logic, configuration) can be programmed or erased without the use of the MCU.

2.8 In-application reprogramming (IAP)

The primary Flash memory can also be programmed in-system by the MCU executing the programming algorithms out of the secondary memory, or SRAM. Since this is a sizable separate block, the application can also continue to operate. The secondary memory can be programmed the same way by executing out of the primary Flash memory. The PLD or other PSD Configuration blocks can be programmed through the JTAG port or a device programmer. *Table 4* indicates which programming methods can program different functional blocks of the PSD.

2.9 Power management unit (PMU)

The power management unit (PMU) gives the user control of the power consumption on selected functional blocks based on system requirements. The PMU includes an Automatic Power-down (APD) Unit that turns off device functions during MCU inactivity. The APD Unit has a Power-down mode that helps reduce power consumption.

The PSD also has some bits that are configured at run-time by the MCU to reduce power consumption of the CPLD. The Turbo bit in PMMR0 can be reset to '0' and the CPLD latches its outputs and goes to sleep until the next transition on its inputs.

Additionally, bits in PMMR2 can be set by the MCU to block signals from entering the CPLD to reduce power consumption. Please see *Section 18: Power management on page 88* for more details.

Table 4. Methods for programming different functional blocks of the PSD

Functional block	JTAG/ISP	Device programmer	IAP
Primary Flash memory	Yes	Yes	Yes
Secondary Flash memory	Yes	Yes	Yes
PLD Array (DPLD and CPLD)	Yes	Yes	No
PSD configuration	Yes	Yes	No


Development system PSD835G2

3 Development system

The PSD family is supported by PSDsoft, a Windows-based (95, 98, NT) software development tool. A PSD design is quickly and easily produced in a point-and-click environment. The designer does not need to enter Hardware Description Language (HDL) equations, unless desired, to define PSD pin functions and memory map information. The general design flow is shown in *Figure 3*. PSDsoft is available from our web site (the address is given on the back page of this data sheet) or other distribution channels.

PSDsoft directly supports two low cost device programmers form ST: PSDpro and FlashLINK (JTAG). Both of these programmers may be purchased through your local distributor/representative, or directly from our web site using a credit card. The PSD is also supported by third party device programmers. See our web site for the current list.

Figure 3. PSDsoft development tool



4 PSD register description and address offset

Table 5 shows the offset addresses to the PSD registers relative to the CSIOP base address. The CSIOP space is the 256 bytes of address that is allocated by the user to the internal PSD registers. *Table 5* provides brief descriptions of the registers in CSIOP space. The following section gives a more detailed description.

Table 5. Register address offset

Register name	Port A	Port B	Port C	Port D	Port E	Port F	Port G	Other (1)	Description
Data In	00	01	10	11	30	40	41		Reads port pin as input, MCU I/O input mode
Control					32	42	43		Selects mode between MCU I/O or Address Out
Data Out	04	05	14	15	34	44	45	<	Stores data for output to port pins, MCU I/O output mode
Direction	06	07	14	15	36	46	47	3%	Configures port pin as input or output
Drive Select	08	09	18	19	38	48	49	5	Configures port pins as either CMOS or Open Drain on some pins, while selecting high slew rate on other pins.
Input macrocell	0A	0B		1A					Reads input macrocells
Enable Out	0C	0D	1C	1B		4C			Reads the status of the output enable to the I/O port driver
Output macrocells A	20	100	1010						READ – reads output of macrocells A WRITE – loads macrocell flip- flops
Output macrocells B		21							READ – reads output of macrocells B WRITE – loads macrocell flip- flops
Mask macrocells A	22								Blocks writing to the output macrocells A
Mask macrocells B		23							Blocks writing to the output macrocells B
Primary Flash Protection								C0	Read only – Primary Flash Sector Protection
Secondary Flash Memory Protection								C2	Read only – PSD Security and secondary Flash memory Sector Protection
JTAG Enable								C7	Enables JTAG port
PMMR0								В0	Power Management register 0
PMMR2								B4	Power Management register 2

Table 5. Register address offset (continued)

	Port A	Port B	Port C	Port D	Port E	Port F	Port G	Other (1)	Description
Page								E0	Page register
VM								E2	Places PSD memory areas in Program and/or Data space on an individual basis.
Memory_ID0								F0	Read only – Primary Flash memory and SRAM size
Memory_ID1								F1	Read only – secondary Flash memory type and size
			. 、Č	(6)	, () ₀	ole	e je	Read only – secondary Flash memory type and size