

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










N-channel logic level TrenchMOSTM transistor

PSMN004-55W

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- · Low thermal resistance
- · Logic level compatible

SYMBOL



QUICK REFERENCE DATA

$$\begin{split} V_{DSS} &= 55 \text{ V} \\ I_D &= 100 \text{ A} \\ R_{DS(ON)} &\leq 4.2 \text{ m}\Omega \text{ (V}_{GS} = 10 \text{ V)} \\ R_{DS(ON)} &\leq 4.5 \text{ m}\Omega \text{ (V}_{GS} = 5 \text{ V)} \\ R_{DS(ON)} &\leq 5 \text{ m}\Omega \text{ (V}_{GS} = 4.5 \text{ V)} \end{split}$$

GENERAL DESCRIPTION

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.

Applications:-


- · d.c. to d.c. converters
- · switched mode power supplies

The PSMN004-55W is supplied in the SOT429 (TO247) conventional leaded package.

PINNING

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	
tab	drain	

SOT429 (TO247)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{\rm DSS}$	Drain-source voltage	T _i = 25 °C to 175°C	-	55	٧
V_{DGR}	Drain-gate voltage	$T_i = 25 ^{\circ}\text{C}$ to 175 $^{\circ}\text{C}$; $R_{GS} = 20 \text{k}\Omega$	-	55	V
V _{GS}	Continuous gate-source voltage	,	-	± 15	V
V_{GSM}	Peak pulsed gate-source voltage	T _j ≤ 150 °C	-	± 20	V
I _D	Continuous drain current	$T_{mb} = 25 ^{\circ}C; V_{GS} = 5 V$	-	100 ¹	Α
		$T_{mb}^{mb} = 100 ^{\circ}C; V_{GS}^{GS} = 5 V$	-	100¹	Α
I _{DM}	Pulsed drain current	$T_{mb} = 25 ^{\circ}C$	-	300	Α
P _D	Total power dissipation	$T_{mb} = 25 ^{\circ}C$	-	300	W
T_{j} , T_{stg}	Operating junction and storage temperature		- 55	175	°C

October 1999 1 Rev 1.100

¹ Maximum continuous current limited by package.

N-channel logic level TrenchMOSTM transistor

PSMN004-55W

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
7.0		Unclamped inductive load, $I_{AS} = 100 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C; $V_{DD} \le 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 5 \text{ V}$; refer to fig:15	-	357	mJ
AO	Non-repetitive avalanche current		-	100	Α

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{th j-mb}	Thermal resistance junction		-	-	0.5	K/W
R _{th j-a}	to mounting base Thermal resistance junction to ambient	in free air	1	45	-	K/W

ELECTRICAL CHARACTERISTICS

T_i= 25°C unless otherwise specified

,	j= 25 C unless otherwise specified					
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA};$ $T_i = -55^{\circ}\text{C}$	55 42			V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_{D} = 1 \text{ mA}$	1	1.5	2	V
R _{DS(ON)}	Drain-source on-state resistance	$T_{j} = 175^{\circ}C$ $V_{GS} = 10 \text{ V}; I_{D} = 25 \text{ A}$ $V_{GS} = 5 \text{ V}; I_{D} = 25 \text{ A}$	0.5 - - -	3.2 3.6	2.3 4.2 4.5	V V mΩ mΩ
I _{GSS}	Gate-source leakage current Zero gate voltage drain current	$ \begin{aligned} &V_{GS} = 4.5 \text{ V; } I_D = 25 \text{ A} \\ &V_{GS} = 5 \text{ V; } I_D = 25 \text{ A; } T_j = 175 ^{\circ}\text{C} \\ &V_{GS} = \pm 10 \text{ V; } V_{DS} = 0 \text{ V; } \\ &V_{DS} = 55 \text{ V; } V_{GS} = 0 \text{ V; } \\ &T_j = 175 ^{\circ}\text{C} \end{aligned} $		3.8 6.2 0.02 0.05	5 9.5 100 10 500	mΩ mΩ nA μA μA
$\begin{matrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{matrix}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 100 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V}$		226 36 106		nC nC nC
$t_{d \text{ on}}$ t_{r} $t_{d \text{ off}}$ t_{f}	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$\begin{aligned} V_{\text{DD}} &= 30 \text{ V; } R_{\text{D}} = 1.2 \Omega; \\ V_{\text{GS}} &= 10 \text{ V; } R_{\text{G}} = 5.6 \Omega \\ \text{Resistive load} \end{aligned}$	1 1 1	26 118 848 336		ns ns ns ns
L _d L _d L _s	Internal drain inductance Internal drain inductance Internal source inductance	Measured tab to centre of die Measured from drain lead to centre of die Measured from source lead to source bond pad	1 1 1	3.5 4.5 7.5		nH nH nH
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	1 1 1	13 1900 1250	- - -	nF pF pF



N-channel logic level TrenchMOSTM transistor

PSMN004-55W


REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS


 $T_i = 25^{\circ}C$ unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Is	Continuous source current (body diode)		-	-	100	Α
I _{SM}	Pulsed source current (body diode)		-	-	300	Α
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 75 \text{ A}; V_{GS} = 0 \text{ V}$	- -	0.78 0.92	1.2 -	V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; \ V_{GS} = -10 \text{ V}; V_R = 20 \text{ V}$	-	150 0.7	-	ns μC

N-channel logic level TrenchMOSTM transistor


PSMN004-55W









 $ID\% = 100 \cdot I_D/I_{D \ 25 \ C} = f(T_{mb}); conditions: V_{GS} \ge 5 \ V$











N-channel logic level TrenchMOSTM transistor


PSMN004-55W














N-channel logic level TrenchMOSTM transistor

PSMN004-55W




Fig.13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$






Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load



N-channel logic level TrenchMOSTM transistor

PSMN004-55W

MECHANICAL DATA



Notes

- 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- 2. Refer to mounting instructions for SOT429 envelope.
- 3. Epoxy meets UL94 V0 at 1/8".

N-channel logic level TrenchMOS™ transistor

PSMN004-55W

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification This data sheet contains preliminary data; supplementary data may be published la				
Product specification This data sheet contains final product specifications.				
Limitima values				

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.