imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PTN3355

Low power DisplayPort to VGA adapter with integrated 1:2 VGA switch

Rev. 3.1 — 4 November 2016

Product data sheet

1. General description

PTN3355 is a DisplayPort to VGA adapter with an integrated 1 : 2 VGA switch optimized primarily for motherboard applications, to convert a DisplayPort signal from the chip set to an analog video signal that directly connects to the VGA connector. PTN3355 integrates a DisplayPort receiver, a high-speed triple video digital-to-analog converter and 1 : 2 VGA switch that supports a wide range of display resolutions, for example, VGA to WUXGA (see <u>Table 9</u>). PTN3355 supports either one or two DisplayPort lanes operating at either 2.7 Gbit/s or 1.62 Gbit/s per lane.

PTN3355 supports I²C-bus over AUX per *DisplayPort standard* (<u>Ref. 1</u>), and bridges the VESA DDC channel to the DisplayPort Interface.

PTN3355 is powered from a 3.3 V power supply and consumes approximately 200 mW of power for video streaming in WUXGA resolution and 410 μ W of power in Low-power mode. The VGA output is powered down when there is no valid DisplayPort source data being transmitted. PTN3355 also aids in monitor detection by performing load sensing on RGB lines and reporting sink connection status to the source.

2. Features and benefits

2.1 VESA-compliant DisplayPort converter

- Main Link: 1-lane and 2-lane modes supported
 - HBR (High Bit Rate) at 2.7 Gbit/s per lane
 - RBR (Reduced Bit Rate) at 1.62 Gbit/s per lane
 - ◆ BER (Bit Error Rate) better than 10⁻⁹
 - DisplayPort Link down-spreading supported
- 1 MHz AUX channel
 - Supports native AUX CH syntax
 - Supports I²C-bus over AUX CH syntax
- Active HIGH Hot Plug Detect (HPD) signal to the source

2.2 VESA-compliant eDP extensions

- Supports Alternate Scrambler Seed Reset (ASSR)
- Supports Alternate Enhanced Framing mode Enhanced Framing



2.3 DDC channel output

I²C-Over-AUX feature facilitates support of MCCS, DDC/CI, and DDC protocols (see <u>Ref. 2</u>)

2.4 Analog video output

- VSIS 1.2 compliance (Ref. 3) for supported video output modes
- Analog RGB current-source outputs
- 3.3 V VSYNC and HSYNC outputs
- Pixel clock up to 240 MHz
- Triple 8-bit Digital-to-Analog Converter (DAC)
- Direct drive of double terminated 75 Ω load with standard 700 mV (peak-to-peak) signals
- Integrated 1 : 2 VGA switch

2.5 General features

- Supports firmware upgradability through 'Flash-over-AUX' scheme for Windows
- Supports firmware upgradability through I²C-bus interface
- Monitor presence detection through load detection scheme. Connection/disconnection reported via HPD IRQ and DPCD update.
- Wide set of display resolutions are supported¹:
 - ◆ 1920 × 1440, 60 Hz, 18 bpp, 234 MHz pixel clock rate
 - 2048 × 1152, 60 Hz (reduced blanking), 24 bpp, 162 MHz pixel clock rate
 - ◆ 2048 × 1536, 50 Hz (reduced blanking), 24 bpp, 167.2 MHz pixel clock rate
 - WUXGA: 1920 × 1200, 60 Hz, 18 bpp, 193 MHz pixel clock rate
 - WUXGA: 1920 × 1200, 60 Hz (reduced blanking), 24 bpp, 154 MHz pixel clock rate
 - UXGA: 1600 × 1200, 60 Hz, 162 MHz pixel clock rate
 - SXGA: 1280 × 1024, 60 Hz, 108 MHz pixel clock rate
 - XGA: 1024 × 768, 60 Hz, 65 MHz pixel clock rate
 - SVGA: 800 × 600, 60 Hz, 40 MHz pixel clock rate
 - ◆ VGA: 640 × 480, 60 Hz, 25 MHz pixel clock rate
 - Any resolution and refresh rates are supported from 25 MHz up to 180 MHz pixel clock rate at 24 bpp, or up to 240 MHz pixel clock rate at 18 bpp
- Bits per color (bpc) supported¹
 - 6, 8 bits supported
 - ◆ 10, 12, 16 bits supported by truncation to 8 MSBs
- All VGA colorimetry formats (RGB) supported
- Power modes (when the application design is as per Figure 4)
 - Active-mode power consumption: ~200 mW at WUXGA, 1920 × 1200, 60 Hz (18 bpc)
 - 410 μW at Low-power mode
- Supports slave I²C-bus interface for host debugging and configuration

PTN3355

^{1.} Except for color depth beyond 8 bits, display resolutions and refresh rates are only limited to those which a standard 2-lane DisplayPort configuration is able to support over 2.7 Gbit/s per lane of DP Main Link.

- Supports flexible choice of timing reference
 - On-board oscillator with external crystal, ceramic resonator
 - Different frequencies supported: 25 MHz, 27 MHz, 33 MHz
- ESD protection: 7.5 kV HBM
- Single power supply (3.3 V) for easy integration in the platforms
- Commercial temperature range: 0 °C to 85 °C
- 40-pin HVQFN, 6 mm × 6 mm × 0.85 mm (nominal); 0.5 mm pitch; lead-free package

3. Applications

- Notebook computers, tablets and desktop PCs
 - Dongles, adapters, docking stations

4. Ordering information

Table 1. Ordering information

Type number	Topside mark	Package			
		Name	Description	Version	
PTN3355BS ^[1]	PTN3355	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; $6 \times 6 \times 0.85 \text{ mm}^{[3]}$	SOT618-1	
PTN3355BS/FX ^[2]	PTN3355	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; $6 \times 6 \times 0.85 \text{ mm}^{3}$	SOT618-1	

[1] PTN3355BS uses latest firmware version.

[2] PTN3355BS/FX uses specific firmware version ('X' = 1, 2, 3, etc., and changes according to firmware version).

[3] Maximum height is 1 mm.

4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PTN3355BS ^[1]	PTN3355BSMP	HVQFN40	Reel 13" Q2/T3 *standard mark SMD dry pack	4000	$T_{amb} = 0 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PTN3355BS/FX ^[2]	PTN3355BS/FXMP	HVQFN40	Reel 13" Q2/T3 *standard mark SMD dry pack	4000	$T_{amb} = 0 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$

[1] PTN3355BS uses latest firmware version.

[2] PTN3355BS/FX uses specific firmware version ('X' = 1, 2, 3, etc., and changes according to firmware version).

NXP Semiconductors



5. Functional diagram



Product data sheet

PTN3355

All information provided in this document is subject to legal disclaimers **Rev. 3.1 — 4 November 2016**

© NXP Semiconductors N.V. 2016. All rights reserved. 4 of 37

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description						
Symbol	Pin	Туре	Description			
VDDA33_DNW	1	power	3.3 V power supply			
DOCK_IN	2	3.3 V digital I/O	Docked indication signal			
AUX_P	3	self-biasing differential input	DisplayPort AUX channel positive input			
AUX_N	4	self-biasing differential input	DisplayPort AUX channel negative input			
VDDE33_IO	5	power	3.3 V power supply for I/O			
ML0_P	6	self-biasing differential input	DisplayPort Main Link lane 0 positive input			
ML0_N	7	self-biasing differential input	DisplayPort Main Link lane 0 negative input			
VDDA15_DP	8	power	1.5 V power supply for DisplayPort PHY; power provided to this pin from SWOUT pin			
ML1_P	9	self-biasing differential input	DisplayPort Main Link lane 1 positive input			

PTN3355

NXP Semiconductors

.....

A 1.44

PTN3355

Low power DP to VGA adapter with integrated 1 : 2 VGA switch

Symbol	Pin	Туре	Description
ML1_N	10	self-biasing differential input	DisplayPort Main Link lane 1 negative input
RST_N	11	3.3 V digital input	Reset input active LOW; pulled up to $V_{DD(3V3)}$ internally
DDC_SDA2	12	5 V open-drain I/O	DDC I ² C-bus data for channel 2
HPD	13	3.3 V digital I/O	DisplayPort Hot Plug Detection output
CFG1_SCL	14	5 V open-drain I/O	General purpose configuration pin CFG1 or slave I ² C clock
CFG5	15	3.3 V digital I/O	Configuration pin supporting trinary input
CFG3	16	3.3 V digital I/O	Reserved
CFG2_SDA	17	5 V open-drain I/O	General purpose configuration pin CFG2 or slave I ² C data
VSYNC2	18	3.3 V 50 Ω digital I/O	Vertical sync for channel 2
HSYNC2	19	3.3 V 50 Ω digital I/O	Horizontal sync for channel 2
DDC_SCL1	20	5 V open-drain I/O	DDC I ² C-bus clock for channel 1
VDDE33_IO	21	power	3.3 V power supply for I/O
DDC_SDA1	22	5 V open-drain I/O	DDC I ² C-bus data for channel 1
DDC_SCL2	23	5 V open-drain I/O	DDC I ² C-bus clock for channel 2
VSYNC1	24	3.3 V 50 Ω digital I/O	Vertical sync for channel 1
HSYNC1	25	3.3 V 50 Ω digital I/O	Horizontal sync for channel 1
BLU1	26	analog output	Blue DAC analog output for channel 1
BLU2	27	analog output	Blue DAC analog output for channel 2
GRN1	28	analog output	Green DAC analog output for channel 1
GRN2	29	analog output	Green DAC analog output for channel 2
RSET	30	input	Resistor for DAC output reference control
RED1	31	analog output	Red DAC analog output for channel 1
RED2	32	analog output	Red DAC analog output for channel 2
OSC_IN	33	input	Crystal oscillator input
OSC_OUT	34	output	Crystal oscillator output
VDDA15_DAC	35	power	1.5 V power supply for DAC; power provided to this pin from SWOUT pin
VDDD15	36	power	1.5 V power supply for digital core; power provided to this pin from SWOUT pin
TESTMODE	37	input	Test mode selection for CFG/JTAG and I ² C slave address selection; supports trinary input
PVDD33	38	power	3.3 V power supply for switching regulator
SWOUT	39	power	Switching regulator output
PGND	40	ground	Ground for switching regulator
GND ^[1]	-	power	central supply ground connection (exposed die pad)

[1] HVQFN40 package die supply ground is connected to exposed center pad. Exposed center pad must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad must be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias must be incorporated in the PCB in the thermal pad region.

7. Functional description

Referring to Figure 1 "Functional diagram", the PTN3355 performs protocol conversion from VESA DisplayPort specification to VESA VGA output. At the physical layer, PTN3355 implements the advanced DisplayPort Front-end technology (Auto receive equalization, Clock Data Recovery) to support the objectives of delivering excellent Signal Integrity (SI) performance, and consuming very low power consumption. The PTN3355 integrates a DisplayPort receiver (according to *VESA DisplayPort standard*, <u>Ref. 1</u>) and a high-speed triple 8-bit video digital-to-analog converter that supports a wide range of video resolutions (see <u>Table 9 "Display resolution and pixel clock rate[1]"</u>), up to a pixel clock rate of 240 MHz. The PTN3355 supports one or two DisplayPort Main Link lanes operating at either in 2.7 Gbit/s or 1.62 Gbit/s per lane. PTN3355 also integrates a 1 : 2 VGA switch that enables driving VGA signals either to main board connector or docking connector. This feature helps realize BOM saving due to removal of discrete VGA switch component.

PTN3355 comprises the following functional blocks:

- DP Main Link
- DP AUX CH (Auxiliary Channel)
- DPCD (DisplayPort Configuration Data)
- VGA monitor detection
- Video DAC
- 1:2 VGA switch

The RGB video data with corresponding synchronization references are extracted from the main stream video data. Main stream video attribute information is also extracted. This information is inserted once per video frame during the vertical blanking period by the DP source. The attributes describe the main video stream format in terms of geometry, timing, and color format. The original video clock and video stream are derived from these main link data.

The PTN3355 internal DPCD registers can be accessed by the DP source via the DP AUX channel. The monitor's DDC control bus may also be controlled via the DP AUX channel. PTN3355 implements the standard DisplayPort I²C-over-AUX protocol conversion to provide DP source access to the VGA plug DDC-I²C interface. The PTN3355 passes through sink-side status change (for example, hot-plug events) to the source side, through HPD interrupts and DPCD registers.

PTN3355 integrates a 1 : 2 VGA switch that selects between the two channels, depending on DOCK_IN setting.

7.1 DisplayPort Main Link

The DisplayPort main link consists of two AC-coupled differential pairs. The 50 Ω termination resistors are integrated inside PTN3355.

The PTN3355 supports HBR at 2.7 Gbit/s and RBR at 1.62 Gbit/s per lane.

7.2 DisplayPort auxiliary channel (AUX CH)

The AUX CH is a half-duplex, bidirectional channel between DisplayPort source and sink. It consists of one differential pair transporting self-clocked data at 1 Mbit/s. The PTN3355 integrates the AUX CH replier (or slave), and responds to transactions initiated by the DisplayPort source AUX CH requester (or master).

The AUX CH uses the Manchester-II code for the self-clocked transmission of signals; every 'zero' is represented by LOW-to-HIGH transition, and 'one' represented by HIGH-to-LOW transition, in the middle of the bit time.

7.3 **DPCD** registers

DPCD registers that are part of the VESA DisplayPort standard are described in detail in <u>Ref. 1</u>. The following describes the specific implementation by PTN3355 only.

PTN3355 DisplayPort receiver capability and status information about the link are reported by DisplayPort Configuration Data (DPCD) registers, when a DP source issues a read command on the AUX CH. The DP source device can also write to the link configuration field of DPCD to configure and initialize the link. The DPCD is DisplayPort v1.2a compliant.

PTN3355 specific capabilities are made available to DP source in the relevant DPCD read/write registers. In line with the DisplayPort standard (<u>Ref. 1</u>), the specific Link controls are also made available to initialize and maintain the DisplayPort Link.

It is the responsibility of the DP source to issue commands only within the capability of the PTN3355 as defined in the 'Receiver Capability Field' in order to prevent undefined behavior. PTN3355 specific DPCD registers are listed in Table 4.

7.3.1 PTN3355 specific DPCD register settings

DPCD register [1]	Description	Power-on Reset value	Read/write over AUX CH
Receiver C	apability Field		
0000Ch	I ² C-bus speed control capabilities bit map. Speed control is not supported through DPCD register. Default speed of 50 kbit/s is supported.	00h	read only
0000Dh	eDP_CONFIGURATION_CAP.	03h	read only
	Bit 0 = ALTERNATE_SCRAMBLER_RESET_CAPABLE. A setting of 1 indicates that this is an eDP device that can use the eDP alternate scrambler reset value of FFFFh.		
	Bit 1 = FRAMING_CHANGE_CAPABLE. A setting of 1 indicates that this is an eDP device that uses only Enhanced Framing independently of the setting by the source of ENHANCED_FRAME_EN.		
	Bit 2 = reserved for eDP. Read 0.		
	Bit 3 = DPCD_DISPLAY_CONTROL_CAPABLE. A setting of 1 indicates that display control registers starting at address 00700h are enabled.		
	Bits 7:4 = reserved for eDP. Read all zeros.		
	All information provided in this document is subject to legal disclaimers.	P Semiconductors N.V	. 2016. All rights reserved

Table 4. PTN3355 specific DPCD registers

PTN3355

DPCD register ^[1]	Description	Power-on Reset value	Read/write over AUX CH
Link Config	guration Field		
00109h	I ² C-bus speed control capabilities bit map. Speed control is not supported and the default speed of 50 kbit/s is supported. Writes are ignored and reads would get zeros.	00h	read/write
0010Ah	Bit 0 = ALTERNATE_SCRAMBLER_RESET_ENABLE. Source sets to 1 to select the alternate scrambler reset. Writes ignored if ALTERNATE_SCRAMBLER_RESET_CAPABLE = 0. Power-on default value = 0.	00h	read/write
	Bit 1 = FRAMING_CHANGE_ENABLE. Source sets to 1 to select the framing change. Writes ignored if FRAMING_CHANGE_CAPABLE = 0. Power-on default value = 0.		
	Bits 6:2 = reserved. Read all zeros.		
	Bit 7 = PANEL_SELF_TEST_ENABLE (not supported in PTN3355).		
Branch dev	vice specific field		
00500h	BRANCH_IEEE_OUI 7:0	00h	read only
	Branch vendor 24-bit IEEE OUI.		
	NXP OUI = 00		
00501h	BRANCH_IEEE_OUI 15:8 NXP OUI = 60	60h	read only
00502h	BRANCH_IEEE_OUI 23:16	37h	read only
	NXP OUI = 37		
00503h	ID string = 3355N2	33h	read only
00504h		33h	read only
00505h		55h	read only
00506h		55h	read only
00507h		4Eh	read only
00508h		32h	read only
00509h	Hardware revision level v1.1	10h	read only
0050Ah	Firmware/software major revision level	01h ^[2]	read only
0050Bh	Firmware/software minor revision level	00h <mark>[2]</mark>	read only
0050Ch to 005FFh	RESERVED		read only

 Table 4.
 PTN3355 specific DPCD registers ...continued

[1] Byte fields that are not explicitly listed are by definition reserved ('RES') and their default value is 0h.

[2] Example only. Firmware number changes as firmware updated.

Remark: If necessary, the DDC bus speed control can be done via I²C-bus interface. For any requirement to change DDC bus speed, contact NXP.

7.4 VGA monitor detection

The PTN3355 implements a robust scheme for VGA monitor detection. It senses presence or absence of VGA monitor load termination (75 Ω) by pulsing the RGB lines. The load sensing operation is performed periodically to determine the latest VGA connectivity status. If the VGA monitor is disconnected, then the detection logic informs the host platform via IRQ_HPD signal.

7.5 EDID handling

Figure 3 shows a DisplayPort-to-analog video converter between the DisplayPort source and a VGA monitor. The PTN3355 implements a DP I²C-Over-AUX protocol, providing for DP source access to the monitor's DDC bus. With this, the monitor's EDID data is made available to DP source for access at any time.

It is the responsibility of the source to choose only video modes which are declared in the EDID and to adjust the DisplayPort link capabilities (link rate and lane count) to provide the necessary video bandwidth. The PTN3355 does not cache or modify the EDID to match the capabilities of the DisplayPort link data.

If the DisplayPort source drives display modes that are not specified in the EDID mode list, the PTN3355 does not detect such conditions, and it depends entirely on the VGA display on what is being displayed.



7.6 Triple 8-bit video DACs and VGA outputs

The triple 8-bit video DACs output a 700 mV (peak-to-peak) analog video output signal into 37.5 Ω load, as is the case of a doubly terminated 75 Ω cable. The DAC is capable of supporting the maximum pixel rate supported by a two-lane DP link (240 MHz).

7.6.1 DAC reference resistor

An external reference resistor must be connected between pin RSET and ground. This resistor sets the reference current which determines the analog output level, and is specified as 1.2 k Ω with a 1 % tolerance. This value allows a 0.7 V (peak-to-peak) output into a 37.5 Ω load (for example, double-terminated 75 Ω coaxial cable).

PTN3355

8. Power-up and reset

PTN3355 has built-in power-on reset circuitry which automatically sequences the part through reset and initialization. In addition, there is a dedicated pin (RST_N) to control/effect reset operation externally. This provides flexibility at the platform level for debug or application purpose.

Before link is established, the PTN3355 holds VSYNC and HSYNC signals LOW and blanks the RGB signals.

While the PTN3355 performs power-on initialization,

- The HPD signal is driven LOW, to indicate to the DisplayPort source that the PTN3355 is not ready for AUX channel communication. Once the device is initialized, the HPD level is produced based on CFG1_SCL/CFG2_SDA setting
- The RGB outputs are disabled
- The VSYNC and HSYNC outputs are maintained LOW as long as there is no active video streaming from the DisplayPort source.

9. Configurability and programmability

The PTN3355 delivers flexibility for application usage by providing configurability via two options:

- Configuration pins CFG1_SCL, CFG2_SDA, CFG5, DOCK_IN and TESTMODE
- DP-AUX vendor-specific configuration registers

The pins provide limited application board level configurability, whereas vendor-specific configuration registers deliver ultimate flexibility. The configuration pin changes (static, dynamic) are reflected in the IC behavior.

The configuration pin definitions are as follows:

- CFG1_SCL, CFG2_SDA are used for either host I²C communication or as dedicated configuration pins with binary leveled I/O. PTN3355 is flexible to accept either. The use of these configuration pins is defined in <u>Table 8</u>.
- Configuration pin CFG5 selects OSC_IN clock frequency setting. <u>Table 5</u> captures the pin definition.

Table 5. CFG5 pin definition

Configuration input	OSC_IN clock frequency setting
LOW	25 MHz
HIGH	33 MHz
open	27 MHz

Table 6 captures DOCK_IN pin definition.

Table 6. DOCK_IN pin definitions

Configuration input	VGA active output
LOW	channel 1
HIGH	channel 2

PTN3355

© NXP Semiconductors N.V. 2016. All rights reserved

The TESTMODE pin is used to indicate selection of JTAG or Configuration/I²C mode for CFG1_SCL, CFG2_SDA and CFG5. <u>Table 7</u> defines the possible combinations of TESTMODE pin.

Table 7. TESTMODE pin definition

Pin value	Mode selection
LOW	Configuration pin functionality is selected; I ² C address for CFG1_SCL, CFG2_SDA is 40h.
open	Configuration pin functionality is selected; I ² C address for CFG1_SCL, CFG2_SDA is C0h.
HIGH	JTAG functionality is selected.

CFG1_SCL, CFG2_SDA can be used in I²C mode or configuration pin mode. PTN3355 automatically detects the mode in which these pins are used. If they are used as Configuration pins, <u>Table 8</u> determines the possible and allowed combinations for these pin settings. If they are used as I²C Clock/Data pins, PTN3355 detects toggling of the pins during I²C data transport and receives data properly.

Table 8. CFG1_SCL/CFG2_SDA pin definitions

Pin value	System behavior
00	Compliant HPD behavior
01	Most interoperable (non-compliant) HPD behavior
10	Most interoperable (non-compliant) HPD behavior
11	(Default) Compliant behavior (but configurable via I ² C-bus)

More configuration options are available through internal configuration registers. These registers can be accessed by GPU/CPU software driver via DP AUX channel or I²C-bus. NXP can deliver Windows and DOS based utilities, on explicit request, to upgrade the firmware or configuration registers only for laboratory evaluation and debugging purposes at customer premises.

10. Application design-in information

With its maximum integration features, the PTN3355 has low BOM requirement at the platform application level. Figure 4 illustrates the PTN3355 usage in a system application context. On the DP side, it is connected to DP source and the VGA side, it is connected to VGA connector. The PTN3355 system application requires the following components additionally: supply decoupling capacitors, DC blocking capacitors, pull-up/down resistors, (optional) inductor for DC-to-DC converter, crystal oscillator. For more details on reference design information, contact NXP team.

PTN3355

PTN3355 Product data sheet

> All information provided in this document is subject to legal disclaimer **Rev. 3.1 — 4 November 2016**

Fig 4.

Application with DC-to-DC converter mode



NXP Semiconductors

Low power DP

đ

VGA adapter with integrated 1 : 2 VGA switch



Rev.

<u>ω</u>

4 November 2016



NXP Semiconductors

Low power DP to

VGA adapter with integrated 1 : 2 VGA switch **PTN3355**

Fig 5. Application with LDO mode

10.1 Display resolution

<u>Table 9</u> lists some example display resolutions and clock rates that PTN3355 supports. (Refer to Footnote 1 on page 2.)

Display	Active vide	0	Total frame		Bits	Vertical	Pixel	Data	Standard type
type	Horizontal	Vertical	Horizontal total (pixel)	Vertical total (line)	per pixel	er frequency ixel (Hz)	clock (MHz)	rate (Gbit/s)	
VGA	640	480	800	525	24	59.94	25.175	0.76	Industry standard
SVGA	800	600	1056	628	24	60.317	40.000	1.20	VESA guidelines
XGA	1024	768	1344	806	24	60.004	65.000	1.95	VESA guidelines
XGA+	1152	864	1600	900	24	75	108.000	3.24	VESA standard
HD	1360	768	1792	795	24	60.015	85.500	2.56	VESA standard
HD/WXGA	1366	768	1792	798	24	59.79	85.501	2.57	VESA standard
HD/WXGA	1280	720	1650	750	24	60	74.250	2.23	CEA standard
WXGA	1280	800	1680	831	24	59.81	83.500	2.50	CVT
WXGA	1280	800	1696	838	24	74.934	106.500	3.19	CVT
WXGA	1280	800	1712	843	24	84.88	122.500	3.68	CVT
SXGA-	1280	960	1800	1000	24	60	108.000	3.24	VESA standard
SXGA	1280	1024	1688	1066	24	60.02	108.000	3.24	VESA standard
SXGA	1280	1024	1688	1066	24	75.025	135.001	4.05	VESA standard
SXGA	1280	1024	1728	1072	24	85.024	157.500	4.72	VESA standard
SXGA+	1400	1050	1864	1089	24	59.978	121.749	3.65	CVT
WXGA+	1440	900	1904	934	24	59.887	106.499	3.19	CVT
HD+	1600	900	1800	1000	24	60 (RB)	108.000	3.24	VESA standard
UXGA	1600	1200	2160	1250	24	60	162.000	4.86	VESA standard
UXGA	1600	1200	2160	1250	24	65	175.500	5.27	VESA standard
WSXGA+	1680	1050	2240	1089	24	59.954	146.249	4.39	CVT
FHD	1920	1080	2200	1125	24	60	148.500	4.46	CEA standard
WUXGA	1920	1200	2592	1245	18	59.885	193.251	4.35	CVT
WUXGA	1920	1200	2080	1235	24	59.95 (RB)	154.000	4.62	CVT RB
2.76M3	1920	1440	2600	1500	18	60	234.000	5.27	VESA standard
QWXGA	2048	1152	2250	1200	24	60 (RB)	162.000	4.86	CVT RB
QXGA	2048	1536	2128	1573	24	49.95 (RB)	167.20	5.02	CVT RB

 Table 9.
 Display resolution and pixel clock rate^[1]

[1] Contact NXP team for other monitor timings not listed in this table.

The available bandwidth over a 2-lane HBR DisplayPort v1.2a link limits pixel clock rate support to:

- 240 MHz at 6 bpc
- 180 MHz at 8 bpc

10.2 Power supply filter

Sufficient decoupling capacitance to ground should be connected from each V_{DD} pin directly to ground to filter supply noise.

10.3 DAC terminations

Typically, the VGA RGB outputs are (doubly) terminated. Figure 6 shows an example VGA application. A 75 Ω termination is used to terminate inside the motherboard, and another 75 Ω termination is typically used inside the RGB monitor. The load sensing mechanism assumes this double termination. Figure 7 is another example of VGA application with 50 Ω PCB trace impedance with 150 Ω terminations.

In general, it is left to the system integrator to decide on their specific implementation.



Fig 6. PTN3355 DAC termination example 1



10.4 Timing reference

PTN3355 requires a crystal or ceramic resonator for a stable VGA clock timing reference. Resonators have a higher frequency tolerance than crystals, but have the advantage of integrated capacitors and therefore a small PCB area and potentially lower cost.

Crystal parameters	Specifications
Frequency	25 MHz, 27 MHz or 33 MHz
Operation mode	Fundamental
Frequency tolerance	±1 % maximum
Frequency stability over temperature	±0.4 % maximum
Load capacitance (CL)	18 pF
Shunt capacitance	< 2 pF
Equivalent Series Resistance (ESR)	< 150 Ω

Table 10. Required crystal specifications (SMD components)

11. Limiting values

Table 11. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DD(3V3)}	supply voltage (3.3 V)		-0.3	+4.6	V
VI	input voltage	3.3 V CMOS inputs	-0.3	$V_{DD(3V3)} + 0.5$	V
T _{stg}	storage temperature		-65	+150	°C
V _{ESD}	electrostatic discharge voltage	HBM [1]	-	7500	V
		CDM [2]	-	1000	٧

 Human Body Model: ANSI/ESDA/JEDEC JDS-001-2012 (Revision of ANSI/ESDA/JEDEC JS-001-2011), ESDA/JEDEC Joint standard for ESD sensitivity testing, Human Body Model - Component level; Electrostatic Discharge Association, Rome, NY, USA; JEDEC Solid State Technology Association, Arlington, VA, USA.

[2] Charged Device Model: JESD22-C101E December 2009 (Revision of JESD22-C101D, October 2008), standard for ESD sensitivity testing, Charged Device Model - Component level; JEDEC Solid State Technology Association, Arlington, VA, USA.

12. Recommended operating conditions

Table 12. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD(3V3)}	supply voltage (3.3 V)		2.8	3.3	3.6	V
t _r	rise time	supply voltage	-	-	10	ms
VI	input voltage	3.3 V CMOS inputs	0	3.3	3.6	V
		SDA and SCL inputs with respect to ground	0	5	5.5	V
R _{ext(RSET)}	external resistance on pin RSET	between RSET (pin 21) and GND	-	1.20 ± 1 %	-	kΩ
T _{amb}	ambient temperature	commercial grade	0	-	85	°C

13. Characteristics

13.1 Current consumption, power dissipation and thermal characteristics

Table 13.Current consumption, power dissipation and thermal characteristicsOver operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD}	supply current	normal operation, WUXGA / 193 MHz pixel clock; $V_{DD(3V3)} = 3.3 V$	-	60	-	mA
		Low power D3 mode; $V_{DD(3V3)} = 3.3 V$	-	124	-	μA
Ρ	power dissipation	normal operation, WUXGA / 193 MHz pixel clock (reduced blanking)				
		Buck converter mode; PTN3355 being used as per <u>Figure 4</u>	-	200	-	mW
		LDO mode; PTN3355 being used as per <u>Figure 5</u>	-	405	-	mW
R _{th(j-a)}	thermal resistance from junction to ambient	in free air for SOT618-1	-	45	-	K/W

Table 14. Device characteristics

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{startup}	start-up time	device start-up time from power-on to HPD = HIGH; VGA monitor remains connected at power-on ^[1] ; RST_N = HIGH; supply voltage within operating range to specified operating characteristics	-	-	100	ms
t _{w(rst)}	reset pulse width	device is supplied with valid supply voltage	10	-	-	μs
t _{d(rst)}	reset delay time	device reset delay time from RST_N toggling (LOW to HIGH) until HPD goes HIGH; VGA monitor remains connected at power-on ^[1] ; supply voltage within operating range to specified operating characteristics	-	-	100	ms

[1] VGA monitor remains connected at power-on — this condition is applicable only when PTN3355 is used in most interoperable (non-compliant) HPD mode (that is, CFG1_SCL/CFG2_SDA is '01' or '10').

13.2 DisplayPort receiver main link

Table 15. DisplayPort receiver main link characteristics^[1]

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
UI	unit interval	for high bit rate (2.7 Gbit/s per lane)		-	370	-	ps
		for low bit rate (1.62 Gbit/s per lane)		-	617	-	ps
Δf_{DOWN} SPREAD	link clock down spreading	[]	2]	0.0	-	0.5	%
V _{RX_DIFFp-p}	differential input peak-to-peak	at RX package pins					
	voltage	for high bit rate	3]	120	-	-	mV
		for reduced bit rate	3]	40	-	-	mV
V _{RX_DC_CM}	RX DC common mode voltage	ŀ	4]	0	-	2.0	V
I _{RX_SHORT}	RX short-circuit current limit	1	5]	-	-	50	mA
C _{RX}	AC coupling capacitor	on DP Main Link and AUX inputs		75	-	200	nF
frx_track_bw_hbr	jitter closed loop tracking bandwidth (High Bit Rate)	<u>1</u>	6 <u>]</u>	10	-	20	MHz
frx_track_bw_rbr	jitter closed loop tracking bandwidth (Reduced Bit Rate)	Ľ	<u>6]</u>	5.4	-	20	MHz

[1] Ref. 1 supersedes in case of any mismatch of specification items.

Up to 0.5 % down spread is supported. Modulation frequency range of 30 kHz to 33 kHz must be supported. [2]

Informative; refer to Figure 8 for definition of differential voltage. [3]

Common mode voltage is equal to V_{bias RX} voltage. [4]

[5] Total drive current of the input bias circuit when it is shorted to its ground.

The measurements are always taken with PRBS7 test signal. Minimum CDR closed loop tracking bandwidth at the receiver when the [6] input is a PRBS7 pattern.



Product data sheet

PTN3355

13.3 DisplayPort receiver AUX CH

Table 16. DisplayPort receiver AUX CH characteristics^[1]

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
UI	unit interval	AUX [2]	0.4	0.5	0.6	μS
t _{jit(cc)}	cycle-to-cycle jitter time	transmitting device [3]	-	-	0.04	UI
		receiving device [4]	-	-	0.05	UI
V _{AUX_DIFFp-p}	AUX differential peak-to-peak	transmitting device [5]	0.39	-	1.38	V
	voltage	receiving device [5]	0.32	-	1.36	V
R _{AUX_TERM(DC)}	AUX CH termination DC resistance	informative	-	100	-	Ω
V _{AUX_DC_CM}	AUX DC common-mode voltage	[6]	0	-	2.0	V
V _{AUX_TURN_CM}	AUX turnaround common-mode voltage	[7]	-	-	0.3	V
I _{AUX_SHORT}	AUX short-circuit current limit	[8]	-	-	90	mA
C _{AUX}	AUX AC coupling capacitor	[9]	75	-	200	nF

[1] <u>Ref. 1</u> supersedes in case of any mismatch of specification items.

[2] Results in the bit rate of 1 Mbit/s including the overhead of Manchester II coding.

[3] Maximum allowable UI variation within a single transaction at connector pins of a transmitting device. Equal to 24 ns maximum. The transmitting device is a source device for a request transaction and a sink device for a reply transaction.

[4] Maximum allowable UI variation within a single transaction at connector pins of a receiving device. Equal to 30 ns maximum. The transmitting device is a source device for a request transaction and a sink device for a reply transaction.

$$\label{eq:linear} \begin{split} [5] \quad V_{AUX_DIFFp\text{-}p} = 2 \times |V_{AUX+} - V_{AUX-}|. \end{split}$$

[6] Common-mode voltage is equal to V_{bias_TX} (or V_{bias_RX}) voltage.

[7] Steady-state common-mode voltage shift between transmit and receive modes of operation.

[8] Total drive current of the transmitter when it is shorted to its ground.

[9] The AUX CH AC coupling capacitor placed both on the DisplayPort source and sink devices.

PTN3355

13.4 HPD characteristics

Table 17. HPD characteristics^[1]

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
Output cha	Dutput characteristics								
V _{OH}	HIGH-level output voltage	I _{OH} = 2 mA	2.4	-	-	V			
V _{OL}	LOW-level output voltage	$I_{OL} = -2 \text{ mA}$	-	-	0.4	V			
I _{OSH}	HIGH-level short-circuit output current	drive HIGH; cell connected to ground	-	-	16	mA			
I _{OSL}	LOW-level short-circuit output current	drive LOW; cell connected to V_{DD}	-	-	15	mA			

[1] <u>Ref. 1</u> supersedes in case of any mismatch of specification items.

13.5 DDC/I²C characteristics

Table 18. DDC/I²C characteristics

 $V_{CC} = 4.5 \text{ V}$ to 5.5 V^[1]. Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input chara	acteristics					
V _{IH}	HIGH-level input voltage		$0.7\times V_{DD(3V3)}$	-	5.5	V
V _{IL}	LOW-level input voltage		-0.5	-	$+0.3\times V_{DD(3V3)}$	V
V _{I(hys)}	hysteresis of input voltage		$0.1 \times V_{DD(3V3)}$	-	-	V
ILI	input leakage current	V _I = 5 V	-	-	10	μA
Output cha	aracteristics					
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	3.0	-	-	mA
I _{O(sc)}	short-circuit output current	drive LOW; cell connected to $V_{DD(3V3)}$	-	-	40.0	mA
C _{io}	input/output capacitance	V _I = 3 V or 0 V				
		$V_{DD(3V3)} = 3.3 V$	-	6	7	pF
		$V_{DD(3V3)} = 0 V$	-	6	7	pF

[1] V_{CC} is the pull-up voltage for DDC/l²C.

[2] Table 18 applies to CFG1_SCL and CFG2_SDA pins as they operate as I^2 C-bus I/O.

13.6 DAC

Table 19.DAC characteristics

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N _{res(DAC)}	DAC resolution		-	-	8	bit
f _{clk}	clock frequency		-	-	240	MHz
$\Delta I_{o(DAC)}$	DAC output current variation	DAC-to-DAC	-	-	4	%
INL	integral non-linearity		-1	±0.25	+1	LSB
DNL	differential non-linearity		-0.5	±0.1	+0.5	LSB
V _{o(DAC)max}	maximum DAC output voltage		665	700	770	mV
C _{o(DAC)}	DAC output capacitance		-	3.5	-	pF
	DAC noise injection ratio		–1.5	-	+1.5	%

13.7 HSYNC, VSYNC characteristics

Table 20. HSYNC and VSYNC characteristics

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Output chara	cteristics					
V _{OH}	HIGH-level output voltage	$\begin{array}{l} I_{OH} = 8 \mbox{ mA}; \\ V_{DD(3V3)} = 3.3 \mbox{ V} \pm 10 \mbox{ \%} \end{array}$	2.4	-	-	V
V _{OL}	LOW-level output voltage	$I_{OL} = -8 \text{ mA}$	-	-	0.5	V
I _{OSH}	HIGH-level short-circuit output current	drive HIGH; [1] cell connected to ground	-	-	100	mA
I _{OSL}	LOW-level short-circuit output current	drive LOW; [1] cell connected to V _{DD}	-	-	100	mA

[1] The parameter values specified are simulated and absolute values.

13.8 Configuration pins CFG5, DOCK_IN, TESTMODE

Table 21. Configuration pins characteristics

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input characte	eristics					
V _{IH}	HIGH-level input voltage		$0.7\times V_{DD(3V3)}$	-	-	V
V _{IL}	LOW-level input voltage				$0.3 \times V_{DD(3V3)}$	V
Weak pull-dov	vn characteristics					
I _{pd}	pull-down current	$V_{I} = V_{DD(3V3)}$	15	30	70	μA
I _{pu}	pull-up current	$V_{I} = 0 V$	25	55	90	μA
R _{ext}	external resistance	external resistor used on configuration pins	-	-	10	kΩ

13.9 RST_N

Table 22. RST_N characteristics

Over operating free-air temperature range, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
Input characteristics								
V _{IH}	HIGH-level input voltage		$0.7\times V_{DD(3V3)}$	-	-	V		
V _{IL}	LOW-level input voltage		-	-	$0.3\times V_{\text{DD}(3\text{V3})}$	V		
I _{pu(RST_N)}	pull-up current on pin RST_N	$V_I = 0 V$	25	55	90	μA		

NXP Semiconductors

PTN3355

Low power DP to VGA adapter with integrated 1 : 2 VGA switch

14. Package outline



Fig 9. Package outline SOT618-1 (HVQFN40)

All information provided in this document is subject to legal disclaimers.

PTN3355