imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PTN36241B SuperSpeed USB 3.0 redriver

Rev. 4 — 22 May 2014

Product data sheet

1. General description

PTN36241B is a SuperSpeed USB 3.0 redriver IC that enhances signal quality by performing receive equalization on the deteriorated input signal followed by transmit de-emphasis maximizing system link performance. With its superior differential signal conditioning and enhancement capability, the device delivers significant flexibility and performance scaling for various systems with different PCB trace and cable channel conditions and still benefit from optimum power consumption.

PTN36241B is a dual-channel device that supports data signaling rate of 5 Gbit/s through each channel. PTN36241B has two channels: one channel is facing the USB host, and another channel is facing the USB peripheral or device. Each channel consists of a high-speed Transmit (Tx) differential lane and a high-speed Receive (Rx) differential lane.

PTN36241B has independent 5-level configuration pins for each channel to select receive equalization, transmit de-emphasis and output swing and these pins can be easily configured by board-strapping (for example, short, open, resistor). To support applications that require greater level of configurability, PTN36241B delivers intelligent multiplexing of I²C-bus interface onto 5-level configuration pins. By default, the device is configured with the board-strapped levels of configuration pins. When I²C-bus reads/writes are performed over these multiplexed pins, the device decodes I²C transactions and configures its internal functions appropriately.

PTN36241B has built-in advanced power management capability that enables significant power savings under various different USB 3.0 Low-power modes (U2/U3). It can detect LFPS signaling and link electrical conditions and can dynamically activate/de-activate internal circuitry and logic. The device performs these actions without host software intervention and conserves power.

PTN36241B goes through the compliance testing controlled by the internal state machine. No compliance pin is required.

PTN36241B is powered from 3.3 V supply and is available in HVQFN24 4 mm \times 4 mm package with 0.5 mm pitch.

2. Features and benefits

2.1 High-speed channel processing

- Supports USB 3.0 specification (SuperSpeed only)
- Support of 2 channels
- Selectable receive equalization on each channel to recover from InterSymbol Interference (ISI) and high-frequency losses, with provision to choose from five Equalization gain settings per channel



- Selectable transmit de-emphasis and output swing on each channel delivers pre-compensation suited to channel conditions
- Supports pin and I²C-bus programmable Input Signal Threshold setting to work reliably under different noise environments accommodating sensitivity needs
- Integrated termination resistors provide impedance matching on both transmit and receive sides
- Programmable termination resistor for receiver side
- Automatic receiver termination indication and detection
- Low active power: 330 mW/100 mA (typical), V_{DD} = 3.3 V
- Power-saving states:
 - ◆ 53 mW/16 mA (typical) when in U2/U3 states
 - ◆ 20 mW/6 mA (typical) when no connection detected
- Excellent differential and common return loss performance
 - 14 dB differential and 15 dB common-mode return loss for 10 MHz to 1250 MHz
- Flow-through pinout to ease PCB layout and minimize crosstalk effects
- Hot Plug capable
- Supports EasyCom that goes through the compliance testing controlled by the internal state machine
- Power supply: $V_{DD} = 3.3 \text{ V} \pm 10 \%$
- HVQFN24 4 mm × 4 mm package, 0.5 mm pitch; exposed center pad for thermal relief and electrical ground
- ESD: 5 kV HBM, 1250 V CDM
- Operating temperature range 0 °C to 85 °C

2.2 Enhancements

- Intelligent I²C-bus multiplexing and 5-level logic configuration options (with patent-pending quinary pins) delivering ultimate flexibility
- I²C-bus interface:
 - Standard-mode (100 kbit/s) or Fast-mode (400 kbit/s)
 - 3.3 V tolerant

3. Applications

- Notebook/netbook/nettop platforms
- Docking stations
- Desktop and AIO platforms
- Active cables
- Server and storage platforms
- USB 3.0 peripherals like consumer/storage devices, printers or USB 3.0 capable hubs/repeaters

4. System context diagrams



Figure 1 illustrates PTN36241B usage.

5. Ordering information

Table 1. Ordering information					
Type number Topside		Package			
	marking		Description	Version	
PTN36241BBS	241B	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4 \times 4 \times 0.85 \text{ mm}^{[1]}$	SOT616-3	

[1] Maximum package height is 1 mm.

5.1 Ordering options

Table 2.Ordering options

Type number	Orderable part number	Package	Packing method ^[1]	Minimum order quantity	Temperature
PTN36241BBS	PTN36241BBS,115	HVQFN24	Reel 7" Q1/T1 *Standard mark SMD	1500	T _{amb} = 0 °C to 85 °C
	PTN36241BBS,118	HVQFN24	Reel 13" Q1/T1 *Standard mark SMD	6000	T _{amb} = 0 °C to 85 °C
	PTN36241BBS,128	HVQFN24	Reel 13" Q2/T3 *Standard mark SMD	6000	$T_{amb} = 0 \ ^{\circ}C \ to \ 85 \ ^{\circ}C$

[1] Refer to Figure 13 "Product orientation in carrier tape" for pin 1 location.

6. Block diagram



All information provided in this document is subject to legal disclaimers.

PTN36241B

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3.	Pin description							
Symbol	Pin	Туре	Description					
High-spee	High-speed differential signals							
AIN+	9	self-biasing differential input	Differential signal from SuperSpeed USB 3.0 transmitter. AIN+ makes a differential pair with AIN–. The input to this pin must be AC-coupled externally.					
AIN–	8	self-biasing differential input	Differential signal from SuperSpeed USB 3.0 transmitter. AIN– makes a differential pair with AIN+. The input to this pin must be AC-coupled externally.					
BOUT+	12	self-biasing differential output	Differential signal to SuperSpeed USB 3.0 receiver. BOUT+ makes a differential pair with BOUT The output of this pin must be AC-coupled externally.					
BOUT-	11	self-biasing differential output	Differential signal to SuperSpeed USB 3.0 receiver. BOUT- makes a differential pair with BOUT+. The output of this pin must be AC-coupled externally.					
AOUT+	22	self-biasing differential output	Differential signal to SuperSpeed USB 3.0 receiver. AOUT+ makes a differential pair with AOUT The output of this pin must be AC-coupled externally.					
AOUT-	23	self-biasing differential output	Differential signal to SuperSpeed USB 3.0 receiver. AOUT- makes a differential pair with AOUT+. The output of this pin must be AC-coupled externally.					

Table 3. Pin description

PTN36241B Product data sheet

SuperSpeed USB 3.0 redriver

Table 3.		criptioncontinued	
Symbol	Pin	Туре	Description
BIN+	19	self-biasing differential input	Differential signal from SuperSpeed USB 3.0 transmitter. BIN+ makes a differential pair with BIN–. The input to this pin must be AC-coupled externally.
BIN-	20	self-biasing differential input	Differential signal from SuperSpeed USB 3.0 transmitter. BIN– makes a differential pair with BIN+. The input to this pin must be AC-coupled externally.
Configurat	tion and	control signals	
CEN	5	CMOS input	Chip enable input (active HIGH); internally pulled-up.
			If CEN is LOW, then the device is in Deep power-saving state even if supply rail is ON; for the device to be able to operate, the CEN pin must be HIGH.
RES	14	CMOS input	Reserved. Tie this pin to ground for normal operation.
AOS	4	input	5-level configuration pin for channel A Tx output swing setting.
BOS	15	input	5-level configuration pin for channel B Tx output swing setting.
AEQ	2	input	5-level configuration pin for channel A Rx equalization gain setting.
BEQ/SDA	17	input/output	5-level configuration pin for channel B Rx equalization gain setting or I ² C-bus data pin.
ADE/ADD	3	input	5-level configuration pin for channel A Tx de-emphasis setting or in I ² C mode, this ADD pin enables selection of 1 out of 4 I ² C-bus device addresses.
BDE/SCL	16	input/output	5-level configuration pin for channel B Tx de-emphasis setting or I ² C-bus clock pin
SQTH	7	input	5-level configuration pin for Channels A and B minimum input signal threshold setting.
n.c.	24	-	not connected
Power sup	ply		
V _{DD(3V3)}	1, 13	power	3.3 V supply.
Ground co	nnectior	1	·
GND	6, 10, 18, 21	power	Ground.
GND	center pad	power	The center pad must be connected to GND plane for both electrical grounding and thermal relief.

 Table 3.
 Pin description ...continued

8. Functional description

Refer to Figure 2 "Block diagram of PTN36241B".

PTN36241B is a SuperSpeed USB 3.0 redriver meant to be used for signal integrity enhancement on various platforms – notebooks, docking, desktop, AIO, peripheral devices etc. With its high fidelity differential signal conditioning capability and wide configurability, this chip is flexible and versatile enough for use under various system environments.

The following sections describe the individual block functions and capabilities of the device in more detail.

8.1 Receive equalization

On the high-speed signal path, the device performs receive equalization providing frequency selective gain based on the configuration pin AEQ (BEQ) setting. <u>Table 4</u> lists the configuration options available in this device.

5-level control input setting AEQ (BEQ)	SuperSpeed USB 3.0 signal equalization gain at 2.5 GHz
open	4.5 dB
short to GND	7.5 dB
short to V _{DD(3V3)}	9 dB
pull-down resistor to GND ^[1]	6 dB
pull-up resistor to V _{DD(3V3)} ^[1]	15 dB

Table 4. AEQ (BEQ) configuration options

[1] The value of these pull-up and pull-down resistors is 75 k Ω .

Refer also to <u>Section 8.4</u> for I^2 C-bus interface based configuration options for Rx equalization of channels A and B.

8.2 Transmit de-emphasis and output swing

The PTN36241B device enhances signal content further by performing de-emphasis on the high-speed signals. In addition, the device can provide flat frequency gain by boosting output signal. Both flat and frequency selective gains prepare the system to cover up for losses further down the link. <u>Table 5</u> lists de-emphasis and <u>Table 6</u> lists output swing configuration options of PTN36241B.

Table 5. PTN36241B ADE (BDE) configuration options

5-level control input setting ADE (BDE)	SuperSpeed USB 3.0 signal de-emphasis gain
open	–3.5 dB
short to GND	-6.0 dB
short to V _{DD(3V3)}	–9.5 dB
pull-down resistor to GND ^[1]	0 dB
pull-up resistor to $V_{DD(3V3)}^{[1]}$	-6.0 dB

[1] The value of these pull-up and pull-down resistors is 75 k $\!\Omega.$

SuperSpeed USB 3.0 redriver

SuperSpeed USB 3.0 transmit differential output swing (peak-to-peak)					
1000 mV					
850 mV					
1100 mV					
400 mV					
600 mV					

Table 6. PTN36241B AOS (BOS) configuration options

[1] The value of these pull-up and pull-down resistors is 75 k $\!\Omega.$

Figure 4 illustrates de-emphasis as a function of time for different settings.



Please refer also to <u>Section 8.4</u> for I^2C -bus interface based configuration options for de-emphasis and output swing of Channels A and B.

8.3 Input signal threshold

To support various platforms that have different noise levels and still maintain sensitivity, PTN36241B provides configuration option to set input signal threshold. When the signal level falls below the threshold, the outputs are squelched and when signal is above the threshold, redriving function is activated. <u>Table 7</u> lists the possible input signal threshold configuration options available with this device.

5-level control input setting	Channel A input threshold (peak-to-peak)	Channel B input threshold (peak-to-peak)				
short to GND	100 mV	100 mV				
short to V _{DD(3V3)}	125 mV	125 mV				
open	75 mV	75 mV				
pull-down resistor to GND ^[1]	150 mV	150 mV				
pull-up resistor to V _{DD(3V3)} [1]	175 mV	175 mV				

Table 7. SQTH configuration options

[1] The value of these pull-up and pull-down resistors is 75 k Ω .

Please refer also to <u>Section 8.4</u> for I²C-bus interface based configuration options.

8.4 I²C-bus programmability

PTN36241B has I²C-bus interface that enables system integrator to program register settings suitable for the application needs. <u>Table 8</u> describes possible settings for different functions of the device. Although the device can be pin configured through board-strapping, it also allows the system integrator to override the settings by programming the internal registers through I²C.

After power-on, the device samples the board-strapped pin values (as I²C is not operational yet) but does not reflect these directly in the register (default) values. So in applications using I²C-bus interface, the system integrator must program the internal registers of the device for proper operation. Further, it is expected that the system integrator performs I²C configuration after power-on and not during normal operation. If such an operation is attempted during normal operation, the device may not behave as specified.

Table 8.	I ² C-bus registers and description
Values indi	icated are typical only.

Register offset	Register name	Bit	Reset value	Description
00	A_Tx_Control	7:5	100b	Channel A de-emphasis level.
				If 0 to 3, set channel A de-emphasis as follows:
				0 — set de-emphasis to 0 dB
				1 — set de-emphasis to -3.5 dB
				2 — set de-emphasis to -6 dB
				3 — set de-emphasis to -9.5 dB
				If 4 to 7, ADE pin controls channel A de-emphasis level.
		4:0	00000b	Channel A output voltage swing.
				At Power-On Reset (POR), these bits are set to 0 and AOS quinary pin sets voltage swing. Use these bits to select one of the 24 output levels.
				If 1 to 24, the channel A output swing is 50 mV times the value of the register.
				If 0, AOS pin controls channel A Tx output swing level.
01	A_signal_det	7:4	0x8	Controls the channel A squelch level (differential peak-to-peak value).
				0000b — 75 mV
				0001b — 100 mV
				0010b — 125 mV
				0011b — 150 mV
				0100b — 175 mV
				0101b — 200 mV
				0110b — 225 mV
				0111b — 250 mV
				1000b to 1111b — use the value selected by SQTH pin
		3:0	0	Reserved; must be 0.

SuperSpeed USB 3.0 redriver

Register offset	Register name	Bit	Reset value	Description
02 A_Rx_termination	7:0	0x8D	Adjusts the A channel receive termination.	
			$0x7C$ for 40 Ω receive termination	
				$0x8D$ for 45 Ω receive termination
				$0xA0$ for 50 Ω receive termination
03	A_Equalizer	7:5	0	Reserved; must be 0.
		4:0	0x18	Channel A Rx equalization gain.
				If 0x18, equalizer setting is controlled by the AEQ quinary pin.
				00000b — 0 dB
				00001b — 1.5 dB
				00010b — 3.0 dB
				00011b — 4.5 dB
			00100b — 6.0 dB	
				00101b — 7.5 dB
			00110b — 9.0 dB	
				00111b — 10.5 dB
				01111b — 12.0 dB
				10111b — 13.5 dB
				11111b — 15.0 dB
				11000b — AEQ quinary pin sets channel A equalization.
04	B_Tx_control	7:5	100b	Channel B de-emphasis level.
				If 0 to 3, set channel B de-emphasis as follows:
				0 — set de-emphasis to 0 dB
				1 — set de-emphasis to –3.5 dB
				2 — set de-emphasis to –6 dB
				3 — set de-emphasis to –9.5 dB
				If 4 to 7, BDE pin controls channel B de-emphasis level.
		4:0	00000b	Channel B output voltage swing.
				At Power-On Reset (POR), these bits are set to 0 and BOS quinary pin sets voltage swing. Use these bits to select one of the 24 output levels.
				If 1 to 24, the channel B output swing is 50 mV times the value of the register.
				If 0, the BOS pin controls channel B Tx output swing level.

Table 8.I²C-bus registers and description ...continuedValues indicated are typical only.

PTN36241B Product data sheet

SuperSpeed USB 3.0 redriver

Register offset	Register name	Bit	Reset value	Description
05 B_signal_det	7:4	0x8	Controls the channel B squelch level (differential peak-to-peak value).	
			0000b — 75 mV	
				0001b — 100 mV
				0010b — 125 mV
				0011b — 150 mV
				0100b — 175 mV
				0101b — 200 mV
				0110b — 225 mV
				0111b — 250 mV
				1000b to 1111b — use the value selected by SQTH pin
		3:0	0	Reserved; must be 0.
06	B_Rx_termination	7:0	0x8D	Adjusts the B channel receive termination.
				0x7C for 40 Ω receive termination
				0x8D for 45 Ω receive termination
				$0xAD$ for 50 Ω receive termination
07	B_equalizer	7:5	001b	Reserved; must be 001b.
		4:0	0x18	Channel B Rx equalization gain.
				If 0x18, equalizer setting is controlled by the BEQ quinary pin.
				00000b — 0 dB
				00001b — 1.5 dB
				00010b — 3.0 dB
				00011b — 4.5 dB
				00100b — 6.0 dB
				00101b — 7.5 dB
				00110b — 9.0 dB
				00111b — 10.5 dB
				01111b — 12.0 dB
				10111b — 13.5 dB
				11111b — 15.0 dB
				11000b — BEQ quinary pin sets channel B equalization.
40	I2C_access_enable		0	At POR, this is the only I ² C-bus register enabled for reading and writing. Set this register to 0xAE to unlock I ² C registers.
44	reset			Writing a 1 to this register resets the part. This is a self-clearing bit.

Table 8. I²C-bus registers and description ...continued Values indicated are typical only.

8.4.1 I²C-bus read and write operations

PTN36241B supports programming of the internal registers through the I²C-bus interface. Reading/writing the internal registers must be done according to the following protocol.

The read protocol contains two phases:

- · Command phase
- Data phase

The command phase is an I²C write to PTN36241B that contains a single data byte indicating the internal register address to read out. The data phase is an I²C read operation that contains 4 bytes of data, starting from the least significant byte.

The I²C write operation contains only the command phase, which contains 8-bit internal register address, followed by 4 bytes of data to be written to the register, starting from the least significant byte.

PTN36241B is able to handle both single-byte and 4-byte write/read commands. 4-byte read/write commands are address aligned with 2 LSBs as '0'. Figure 5 illustrates the protocol used on the I²C-bus to read and write registers inside the device.

					R/W(1)						
Con	nmand phase	START	7 bits	slave address	0	ACK		8-bit offset	ACK	STOP	
	Data phase	START	7 bits	slave address	1	ACK	bits 7:	0 of the register data	ACK	bits 15:8 of the register data	ACK
							_				
		└ →	bits 2	3:16 of the regi	ster da	ata	ACK b	its 31:24 of the register d	ata	ACK STOP	
		driven	by mast	er							
		driven	by slave)							002aah254
(1)	R/W =	read/wr	ite bit.	0b = I ² C write	e; 1b =	⊧ I²C re	ad.				
a.	Read	sequer	nce								
						R/W	1)				
			STAR	T 7 bits slave	addres	1	ACK	8-bit offset		ACK	
						_					
			Ļ	bits 7:0 of	the reg	gister d	ata A	CK bits 15:8 of the re	egister	data ACK	
			┕	bits 23:16 c	of the re	egister	data A	CK bits 31:24 of the r	register	r data ACK STOP	
			driver	n by master							
			driver	n by slave						002aah255	
(1)	$R/\overline{W} =$	read/wr	ite bit.	0b = I ² C write	e; 1b =	⊧ I²C re	ad.				
b.	Write	sequer	nce								
Fig 5.	l ² C-bi	us reac	and	write seque	ences	6					

Table 9 shows how the PTN36241B device addresses can be selected by using ADD (I^2C -bus device address) pin.

Table 5. Device address selec	
ADD pin	7-bit I ² C-bus device address
short to GND	0010 010b
short to $V_{DD(3V3)}$	0010 010b
pull-down resistor to GND[1]	0010 110b
pull-up resistor to $V_{DD(3V3)}^{[1]}$	0011 110b
open	0011 010b

Table 9.Device address selection

[1] The value of these pull-up and pull-down resistors is 75 k Ω .

PTN36241B has built-in I²C access lock mechanism that helps avoid inadvertent writes/reads into the device. After power-up, only register offset 0x40 can be written by the host controller. So before accessing any register (register offset 0x00 to 0x07, 0x41), the host controller is expected to write 0xAE at address 0x40. This would open the I²C lock enabling the host controller to configure the device registers suitably as required for the application.

8.5 Device control — mode, enable, power-on initialization

PTN36241B has a built-in reset circuitry that generates reset signal after power-on. All the internal registers and state machines are initialized and the registers take default values as defined in <u>Table 8</u>.

The CEN enable pin can be toggled asynchronously any time after power-on and the device can be put in Active or Deep power-saving state.

- When CEN is HIGH, the device is in Active state and when it is LOW, device is in Deep power-saving state.
- The values of the configuration pins (AEQ, ADE, BEQ, BDE, AOS, BOS, SQTH) are sampled on power-on and whenever CEN is toggled asynchronously any time afterwards.
- When CEN is toggled LOW to HIGH, the device undergoes an equivalent of power-on reset operation. All registers/state machines are put to power-on condition.

The normal functioning of the redriver is not guaranteed when the configuration and/or control pins are being changed. The typical device usage is to set these control and configuration pins to pre-determined levels at power-on and not to change thereafter.

8.6 Device states and power management

PTN36241B has implemented an advanced power management scheme that operates in tune with USB 3.0 bus electrical condition. Although the device does not decode USB power management commands (related to USB 3.0 U1/U2/U3 transitions) exchanged between USB 3.0 host and peripheral/device, it relies on bus electrical conditions and control pins/register settings to decide to be in one of the following states:

- Active state wherein device is fully operational, USB data is transported on channels A and B. In this state, USB connection exists and the Receive Termination indication remains active. But there is no need for Receive Termination detection.
- **Power-saving** state wherein the channels A and B are kept enabled. In this state, squelching, LFPS detection and/or Receive termination detection circuitry are active. Based on USB connection, there are 2 possibilities:
 - No USB connection:

Receive Termination detection circuitry keeps polling periodically.

Receive Termination indication is not active.

- When USB connection exists, and when the link is in USB 3.0 U2/U3 mode: Receive Termination detection circuitry keeps polling periodically. Receive Termination indication is active.
- **Deep power-saving** or **Shutdown state** wherein the channel is in Deep power-saving/Shutdown condition enabling significant power saving.
 - DC common-mode voltage level is not maintained.
 - Tx and Rx terminations are put to high-impedance condition.
 - Transitioning to Active state would take several tens of microseconds.

Receive termination detection circuitry is implemented as part of a transmitter and detect whether a load device with equivalent DC impedance Z_{RX} _{DC} is present.

9. Limiting values

Table 10. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DD(3V3)}	supply voltage (3.3 V)	[1]	-0.3	+4.6	V
VI	input voltage	[1]	-0.3	$V_{DD(3V3)} + 0.5$	۷
T _{stg}	storage temperature		-65	+150	°C
V _{ESD}	electrostatic discharge	HBM [2]	-	5000	٧
	voltage	CDM [3]	-	1250	V

- [1] All voltage values (except differential voltages) are with respect to network ground terminal.
- [2] Human Body Model: ANSI/EOS/ESD-S5.1-1994, standard for ESD sensitivity testing, Human Body Model -Component level; Electrostatic Discharge Association, Rome, NY, USA.
- [3] Charged Device Model; ANSI/EOS/ESD-S5.3-1-1999, standard for ESD sensitivity testing, Charged Device Model Component level; Electrostatic Discharge Association, Rome, NY, USA.

10. Recommended operating conditions

Table 11. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	supply voltage	3.3 V supply option	3.0	3.3	3.6	V
VI	input voltage	open-drain I/O with respect to ground (e.g., SCL, SDA)	-	V _{DD(3V3)}	-	V
		control and configuration pins (e.g., AEQ, BEQ, ADE, BDE, AOS, BOS, SQTH)	-	V _{DD(3V3)}	-	V
T _{amb}	ambient temperature	operating in free air	0	-	85	°C

11. Characteristics

11.1 Device characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{startup}	start-up time	supply voltage within operating range to specified operating characteristics	-	-	20	ms
t _{s(LH)}	LOW to HIGH settling time	disable to enable; CEN LOW \rightarrow HIGH change to specified operating characteristics; device is supplied with valid supply voltage	-	-	1	ms
t _{s(HL)}	HIGH to LOW settling time	enable to disable; CEN HIGH \rightarrow LOW change to specified operating characteristics; device is supplied with valid supply voltage	-	-	1	ms
t _{rctg}	reconfiguration time	any quinary configuration pin change (AEQ, BEQ, ADE, BDE, AOS, BOS, SQTH - from one setting to another setting) to specified operating characteristics; device is supplied with valid supply voltage; reconfiguration can be triggered by CEN toggle		-	100	μS
t _{PD(dif)}	differential propagation delay	between 50 % level at input and output; see Figure 6	-	-	1	ns
t _{idle}	idle time	default wait time to wait before getting into U2/U3 Power-saving states	-	300	-	ms
t _{d(pwrsave-act)}	delay time from power-save to active	time for exiting from Power-saving state and get into Active state; see Figure 8	-	10	-	μS
t _{d(act-idle)}	delay time from active to idle	reaction time for squelch detection circuit; see Figure 7	-	-	54	ns
t _{d(idle-act)}	delay time from idle to active	reaction time for squelch detection circuit; see Figure 7	-	4	6	ns
I _{DD}	supply current	Active state; Rx equalization = 15 dB; Tx output signal swing = 400 mV (differential peak-to-peak value); Tx de-emphasis = 0 dB	-	100	-	mA
		U2/U3 Power-saving state	-	16	-	mA
		no USB connection state	-	6	-	mA
		Deep power-saving state; CEN = LOW	-	-	3.5	mA



NXP Semiconductors

PTN36241B

SuperSpeed USB 3.0 redriver



11.2 Receiver AC/DC characteristics

Table 13. Receiver AC/DC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Z _{RX_DC}	receiver DC common-mode impedance		20	-	28	Ω
Z _{RX_DIFF_DC}	DC differential impedance	RX pair	72	-	120	Ω
Z _{IH}	HIGH-level input impedance	DC input	25	-	-	kΩ
V _{RX(diff)(p-p)}	peak-to-peak differential receiver voltage		75	-	1200	mV
V _{RX_DC_CM}	RX DC common mode voltage		-	1.8	-	V
V _{RX_CM_AC_P}	RX AC common-mode voltage	peak	-	-	150	mV
V _{th(i)}	input threshold voltage	differential peak-to-peak value	75	-	300	mV

SuperSpeed USB 3.0 redriver

11.3 Transmitter AC/DC characteristics

Table 14. Transmitter AC/DC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Z _{TX_DC}	transmitter DC common-mode impedance		18	-	30	Ω
Z _{TX_DIFF_DC}	DC differential impedance		72	-	120	Ω
V _{TX_DIFFp-p}	differential peak-to-peak output voltage	typical level decided by configuration pin/I ² C register setting	400	-	1200	mV
V _{TX_DC_CM}	transmitter DC common-mode voltage		1.2	-	1.65	V
VTX_CM_ACpp_ACTIV	TX AC common-mode peak-to-peak output voltage (active state)	device input fed with differential signal	-	-	100	mV
V _{TX_IDL_DIFF_ACpp}	electrical idle differential peak-to-peak output voltage	when link is in electrical idle	-	-	10	mV
V _{TX_RCV_DETECT}	voltage change allowed during receiver detection	positive voltage swing to sense the receiver termination detection	-	-	600	mV
t _{r(tx)}	transmit rise time	measured using 20 % and 80 % levels; see Figure 9	30	50	-	ps
t _{f(tx)}	transmit fall time	measured using 80 % and 20 % levels; see Figure 9	30	50	-	ps
t _{(r-f)tx}	difference between transmit rise and fall time	measured using 20 % and 80 % levels	-	-	20	ps



11.4 Jitter performance

<u>Table 15</u> provides jitter performance of PTN36241B under a specific set of conditions that is illustrated by <u>Figure 6</u>.

Table 15. Jitter performance characteristics

Unit Interval (UI) = 200 ps.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{jit(o)(p-p)}	peak-to-peak output jitter time	total jitter at test point C	-	0.19	-	UI
t _{jit(dtrm)(p-p)}	peak-to-peak deterministic jitter time	<u>[1]</u>	-	0.11	-	UI
t _{jit(rndm)(p-p)}	peak-to-peak random jitter time	[1][2]	-	0.08	-	UI

[1] Measured at test point C with K28.5 pattern, V_{ID} = 1000 mV (peak-to-peak), 5 Gbit/s; -3.5 dB de-emphasis from source.

[2] Random jitter calculated as 14.069 times the RMS random jitter for 10^{-12} bit error rate.



11.5 Control inputs

Table 16. CMOS control input characteristics (CEN and RES pins)

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IH}	HIGH-level input voltage		$0.65 \times V_{DD(3V3)}$	-	-	V
V _{IL}	LOW-level input voltage		-	-	$0.35 \times V_{DD(3V3)}$	V
ILI	input leakage current	measured with input at $V_{IH(max)}$ and $V_{IL(min)}$	-	-	25	μA

NXP Semiconductors

12. Package outline

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;



Fig 11. Package outline SOT616-3 (HVQFN24)

PTN36241B **Product data sheet**

SuperSpeed USB 3.0 redriver

13. Packing information

Packing information for SOT616-3 (HVQFN24).

13.1 Packing method



Table 17. Dimensions and quantities

Orderable part number	Reel dimensions d × w (mm)	SPQ/PQ (pcs)		Outer box dimensions $I \times w \times h$ (mm)
PTN36241BBS,115	180 × 12	1500	1	191 × 188 × 26
PTN36241BBS,118	330 × 12	6000	1	$341\times 338\times 26$
PTN36241BBS,128	330 × 12	6000	1	$341\times 338\times 26$

SuperSpeed USB 3.0 redriver

13.2 Product orientation



13.3 Carrier tape dimensions



Table 18. Carrier tape dimensions

In accordance with IEC 60286-3.

A ₀ (mm)	B ₀ (mm)	K ₀ (mm)	T (mm)	P ₁ (mm)	W (mm)
4.3	4.3	1.1	-	8	12

SuperSpeed USB 3.0 redriver

13.4 Reel dimensions



Table 19.Reel dimensionsIn accordance with IEC 60286-3.

Orderable part number	D (mm)	W (mm)
PTN36241BBS,115	180	12
PTN36241BBS,118	330	12
PTN36241BBS,128	330	12

SuperSpeed USB 3.0 redriver

13.5 Barcode label





	Reel barcode label I × w (mm)
100 × 75	35 × 75

14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and

Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- · Inspection and repair
- · Lead-free soldering versus SnPb soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 18) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste