imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





SX1507/SX1508/SX1509

World's Lowest Voltage Level Shifting GPIO with LED Driver and Keypad Engine

GENERAL DESCRIPTION

The SX1507, SX1508 and SX1509 are complete ultra low voltage 1.2V to 3.6V General Purpose parallel Input/Output (GPIO) expanders ideal for low power handheld battery powered equipment. This family of GPIOs comes in 4-, 8-, 16-channel configuration and allows easy serial expansion of I/O through a standard 400kHz I²C interface. GPIO devices can provide additional control and monitoring when the microcontroller or chipset has insufficient I/O ports, or in systems where serial communication and control from a remote location is advantageous.

These devices can also act as a level shifter to connect a microcontroller running at one voltage level to a component running at a different voltage level, thus eliminating the need for extra level translating circuits. The core is operating as low as 1.425V while the dual I/O banks can operate between 1.2V and 3.6V independent of the core voltage and each other (5.5V tolerant).

The SX1507, SX1508 and SX1509 feature a fully programmable LED Driver with internal oscillator for enhanced lighting control such as intensity (via 256-step PWM), blinking and breathing (fade in/out) make them highly versatile for a wide range of LED applications.

In addition, keypad application is also supported with the on-chip scanning engine which enables continuous keypad monitoring up to 64 keys without any additional host interaction and further reduce the bus activity.

The SX1507, SX1508 and SX1509 have the ability to generate mask-programmable interrupts based on falling/rising edge of any of its GPIO lines. A dedicated pin indicates to a host controller that a state change occurred in one or more of the lines. Each GPIO is programmable via 8-bit configuration registers such as data registers, direction registers, pull-up/pull-down registers, interrupt mask registers and interrupt registers. These I/O expanders come in small footprint packages and are rated from -40°C t o +85°C temperature range.

ORDERING INFORMATION

Part Number	I/O Channels	Package
SX1507XXX ⁽¹⁾	4	QFN-UT-14
SX1508IULTRT	8	QFN-UT-20
SX1509IULTRT	16	QFN-UT-28
SX1508EVK	8	Evaluation Kit
SX1509EVK	16	Evaluation Kit

(1) Future product

KEY PRODUCT FEATURES

- 1.2V to 3.6V Low Operating Voltage with Dual Independent I/O Rails (VCC1, VCC2)
 - Enable Direct Level Shifting Between I/O Banks and Host Controller
- 5.5V Tolerant I/Os, Up to 15mA Output Sink on All I/Os (No Total Sink Current Limit)
- Integrated LED Driver for Enhanced Lighting
 - Intensity Control (256-step PWM)
 - Blink Control (224 On/Off values)
 - Breathing Control (224 Fade In/Out values)
- On-Chip Keypad Scanning Engine
 - Support Up to 8x8 Matrix (64 Keys)
 - Configurable Input Debouncer
- 4/8/16 Channels of True Bi-directional Style I/O
- Programmable Pull-up/Pull-down
- Push/Pull or Open-drain outputs
- Programmable Polarity
- Open Drain Active Low Interrupt Output (NINT)
 - Bit Maskable
 - Programmable Edge Sensitivity
- Built-in Clock Management (Internal 2MHz Oscillator/External Clock Input, 7 clock values)
 OSCIO can be Configured as GPO
- 400kHz I²C Compatible Slave Interface
- 4 User-Selectable I²C Slave Addresses
- Power-On Reset and Reset Input (NRESET)
- Ultra Low Current Consumption of typ. 1uA
- -40°C to +85°C Operating Temperature Range
- 2kV HBM ESD Protection
- Small Footprint Packages
- Pb & Halogen Free, RoHS/WEEE compliant

TYPICAL APPLICATIONS

- Cell phones, PDAs, MP3 players
- Digital camera, Notebooks, GPS Units
- Any battery powered equipment






Table of Contents

G	ENERAL	DESCRIPTION	1
0	RDERIN	G INFORMATION	1
K	ey Pro	DUCT FEATURES	1
T١		APPLICATIONS	1
1	PIN	DESCRIPTION	4
	1.1	SX1507 4-channel I ² C GPIO with LED Driver	4
	1.2	SX1508 8-channel I ² C GPIO with LED Driver and Keypad Engine	5
	1.3	SX1509 16-channel I ² C GPIO with LED Driver and Keypad Engine	6
	1.4	I/Os Feature Summary	7
2	ELE	CTRICAL CHARACTERISTICS	8
	2.1	Absolute Maximum Ratings	8
	2.2	Electrical Specifications	8
3	TYP	PICAL OPERATING CHARACTERISTICS	11
4	BLC	DCK DETAILED DESCRIPTION	12
	4.1	SX1507 4-channel I ² C GPIO with LED Driver	12
	4.2	SX1508 8-channel I ² C GPIO with LED Driver and Keypad Engine	12
	4.3	SX1509 16-channel I ² C GPIO with LED Driver and Keypad Engine	13
	4.4		13
	4.4. 4.4.2		13 14
	4.5	2-Wire Interface (I ² C)	14
	4.5. 4.5.2		14 15
	4.6	I/O Banks	15
	4.6.	1 Input Debouncer	15
	4.6.2 4.6.3		16 16
	4.6.4		18
	4.7	Interrupt (NINT)	18
	4.8	Clock Management	18
	4.9 4.9. ⁻	LED Driver 1 Overview	18 18
	4.9.2		19
	4.9.3		20
	4.9.4 4.9.5		20 20
	4.9.6		21
_	4.9.7		22
5		NFIGURATION REGISTERS	
	5.1	SX1507 4-channel GPIO with LED Driver	23
	5.2 5.3	SX1508 8-channel GPIO with LED Driver and Keypad Engine SX1509 16-channel GPIO with LED Driver and Keypad Engine	26 30
6		PLICATION INFORMATION	
0			
	6.1 6.2	Typical Application Circuit Typical LED Connection	36 36
	U.		50



7		PACKAGING INFORMATION	37
	7.1	QFN-UT 14-pin Outline Drawing	37
	7.2	QFN-UT 14-pin Land Pattern	37
	7.3	GEN-UT 20-pin Outline Drawing	38
	7.4	QFN-UT 20-pin Land Pattern	38
	7.5	G QFN-UT 28-pin Outline Drawing	39
	7.6	Genut 28-pin Land Pattern	39
8		SOLDERING PROFILE	40



PIN DESCRIPTION 1

SX1507 4-channel I²C GPIO with LED Driver 1.1

Pin	Symbol	Туре	Description
Х	NRESET	DIO	Active low reset
Х	SDA	DIO	I ² C serial data line
Х	SCL	DI	I ² C serial clock line
Х	ADDR0	DI	Address input bit 0, connect to VDDM or GND
Х	ADDR1	DI	Address input bit 1, connect to VDDM or GND
Х	NINT	DO	Active low interrupt output
Х	OSCIO	DIO	Oscillator input/output, can also be used as GPO
Х	VDDM	Р	Main supply voltage
Х	VCC1	Р	I/O supply voltage
Х	GND	Р	Ground Pin
х	I/O[0]	DIO ^(*1)	I/O[0], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
х	I/O[1]	DIO ^(*1)	I/O[1], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
х	I/O[2]	DIO ^(*1)	I/O[2], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
х	I/O[3]	DIO ^(*1)	I/O[3], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)

D/I/O/P: Digital/Input/Output/Power (^{'1)} This pin is programmable through the I²C interface

Table 1 – SX1507 Pin Description



SX1508 8-channel I²C GPIO with LED Driver and Keypad Engine 1.2

Pin	Symbol	Туре	Description
1	NRESET	DIO	Active low reset
2	SDA	DIO	I ² C serial data line
3	SCL	DI	I ² C serial clock line
4	ADDR0	DI	Address input bit 0, connect to VDDM or GND
5	I/O[0]	DIO ^(*1)	I/O[0], at power-on configured as an input LED driver : Intensity control (PWM)
6	I/O[1]	DIO ^(*1)	I/O[1], at power-on configured as an input LED driver : Intensity control (PWM)
7	VCC1	Р	Supply voltage for Bank A I/O[3-0]
8	GND	Р	Ground Pin
9	I/O[2]	DIO ^(*1)	I/O[2], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
10	I/O[3]	DIO ^(*1)	I/O[3], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
11	NINT	DO	Active low interrupt output
12	ADDR1	DI	Address input bit 1, connect to VDDM or GND
13	OSCIO	DIO	Oscillator input/output, can also be used as GPO
14	VDDM	Р	Main supply voltage
15	I/O[4]	DIO ^(*1)	I/O[4], at power-on configured as an input LED driver : Intensity control (PWM)
16	I/O[5]	DIO ^(*1)	I/O[5], at power-on configured as an input LED driver : Intensity control (PWM)
17	VCC2	Р	Supply voltage for Bank B I/O[7-4]
18	GND	Р	Ground Pin
19	I/O[6]	DIO ^(*1)	I/O[6], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
20	I/O[7]	DIO ^(*1)	I/O[7], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)

D/I/O/P: Digital/Input/Output/Power (¹¹⁾ This pin is programmable through the I²C interface

Table 2 – SX1508 Pin Description




Figure 1 – SX1508 QFN-UT-20 Pinout




1.3 SX1509 16-channel I²C GPIO with LED Driver and Keypad Engine

Pin	Symbol	Туре	Description
			I/O[2], at power-on configured as an input
1	I/O[2]	DIO ^(*1)	LED driver : Intensity control (PWM), Blinking
2	I/O[3]	DIO ^(*1)	I/O[3], at power-on configured as an input
			LED driver : Intensity control (PWM), Blinking
3	GND	Р	Ground Pin
4	VCC1	Р	Supply voltage for Bank A I/O[7-0]
5	I/O[4]	DIO ^(*1)	I/O[4], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
6	I/O[5]	DIO ^(*1)	I/O[5], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
7	I/O[6]	DIO ^(*1)	I/O[6], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
8	I/O[7]	DIO ^(*1)	I/O[7], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
9	NINT	DO	Active low interrupt output
10	ADDR1	DI	Address input bit 1, connect to VDDM or GND
11	OSCIO	DO	Oscillator input/output, can also be used as GPO
12	VDDM	Р	Main supply voltage
13	I/O[8]	DIO ^(*1)	I/O[8], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
14	I/O[9]	DIO ^(*1)	I/O[9], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
15	I/O[10]	DIO ^(*1)	I/O[10], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
16	I/O[11]	DIO ^(*1)	I/O[11], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
17	GND	Р	Ground Pin
18	VCC2	P	Supply voltage for Bank B I/O[15-8]
19	I/O[12]	DIO ^(*1)	I/O[12], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
20	I/O[13]	DIO ^(*1)	I/O[13], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
21	I/O[14]	DIO ^(*1)	I/O[14], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
22	I/O[15]	DIO ^(*1)	I/O[15], at power-on configured as an input LED driver : Intensity control (PWM), Blinking, Breathing (Fade In/Out)
23	NRESET	DIO	Active low reset
24	SDA	DIO	I ² C serial data line
25	SCL	DI	I ² C serial clock line
26	ADDR0	DI	Address input bit 0, connect to VDDM or GND
27	I/O[0]	DIO ^(*1)	I/O[0], at power-on configured as an input LED driver : Intensity control (PWM), Blinking
28	I/O[1]	DIO ^(*1)	I/O[1], at power-on configured as an input LED driver : Intensity control (PWM), Blinking

^(*1) This pin is programmable through the I²C interface

Table 3 – SX1509 Pin Description





1.4 I/Os Feature Summary

		SX150	7		ç	SX1508				ç	SX1509		
I/O	LE	D Driv	/er	LE	ED Driv	/er	Key	pad	LE	ED Driv	/er	Key	rpad
	PWM	Blink	Breath	PWM	Blink	Breath	Row	Col.	PWM	Blink	Breath	Row	Col.
0							\checkmark						
1	\checkmark		\checkmark										
2	\checkmark	\checkmark	\checkmark	\checkmark			\checkmark						
3													
4													
5													
6													
7													
8													
9													
10													\checkmark
11													\checkmark
12													
13													
14													
15									\checkmark		\checkmark		

Table 4 – I/Os Feature Summary

Please note that in addition to table above, all I/Os feature bank-to-bank and bank-to-host level shifting.



2 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings

Table below applies to SX1508 and SX1509. Stress above the limits listed in the following table may cause permanent failure. Exposure to absolute ratings for extended time periods may affect device reliability. The limiting values are in accordance with the Absolute Maximum Rating System (IEC 134). All voltages are referenced to ground (GND).

Symbol	Description	Min	Max	Unit
V_{max_VDDM}	Main supply voltage	- 0.4	3.7	V
V _{max_VCC1-2}	Digital I/O pin supply voltage	- 0.4	3.7	V
V	Electrostatic handling HBM model ⁽¹⁾ (SX1508)	-	2000	V
$V_{ES_{HBM}}$	Electrostatic handling HBM model ⁽¹⁾ (SX1509)	-	1500	v
V_{ES_CDM}	Electrostatic handling CDM model	-	1000	V
V	Electrostatic handling MM model (SX1508)	-	200	V
V_{ES_MM}	Electrostatic handling MM model (SX1509)	-	150	v
T _A	Operating ambient temperature range	-40	+85	C
T _c	Junction temperature range		+125	C
T _{STG}	Storage temperature range	-55	+150	C
l _{lat}	Latchup-free input pin current ⁽²⁾	+/-100	-	mA

(1) Tested according to JESD22-A114A

(2) Static latch-up values are valid at maximum temperature according to JEDEC 78 specification

Table 5 - Absolute Maximum Ratings

2.2 Electrical Specifications

Table below applies to SX1508 and SX1509 with default registers values, unless otherwise specified. Typical values are given for $T_A = +25^{\circ}$, VDDM=VCC1=VCC2=3.3V.

Symbol	Description	Conditions	Min	Тур	Max	Unit
Supply						
VDDM	Main supply voltage	-	1.425	-	3.6	V
VCC1,2	I/O banks supply voltage	-	1.2	-	3.6	V
	Main supply surront	Internal osc. OFF	-	1	5	
	Main supply current (SX1508, I ² C inactive)	Internal osc. ON (2MHz)	-	175	235	μA
IDDM	(3×1308, 1 C Illactive)	External osc. (32kHz)	-	10	-	
	Main supply current	Internal osc. OFF	-	1	5	
	(SX1509, I ² C inactive)	Internal osc. ON (2MHz)	-	365	460	μA
		External osc. (32kHz)	-	10	-	
ICC1,2	I/O banks supply current ⁽¹⁾		-	1	2	μA
I/Os set a	as Input					
VIH	High level input voltage	VCC1,2 >= 2V	0.7* VCC1,2	-	5.5 ⁽⁸⁾	v
VICI	nigh level liput voltage	VCC1,2 < 2V	0.8* VCC1,2	-	5.5 ⁽⁸⁾	v
VIL		VCC1,2 >= 2V	-0.4	-	0.3* VCC1,2	v
VIL	Low level input voltage	VCC1,2 < 2V	-0.4	-	0.2* VCC1,2	v
ILEAK	Input leakage current	Assuming no active pull-up/down	-1	-	1	μA
CI	Input capacitance	-	-	-	10	pF
I/Os set a	s Output					
VOH	High level output voltage	-	VCC1,2 - 0.3	-	VCC1,2	V
VOL	Low level output voltage	-	-0.4	-	0.3	V
IOH		VCC1,2 >= 2V	-	-	8 ⁽²⁾	mA
	High level output source current	VCC1,2 < 2V	-	-	2 ⁽²⁾	mA
IOL	Low level output sink current	VCC1,2 >= 2V	-	-	15 ⁽²⁾	mΑ



Symbol	Description	Conditions	Min	Тур	Max	Unit	
		VCC1,2 < 2V	-	-	8(2)		
t _{PV}	Output data valid timing	Cf. Figure 9	-	-	200	ns	
NINT (Ou		· · · · · ·					
VOL	Low level output voltage	-	-0.4	_	0.3	V	
IOLM	Low lovel output sink ourrent	VDDM >= 2V	-	-	8	m۸	
IOLM	Low level output sink current	VDDM < 2V	-	-	4	mA	
t _{IV}	Interrupt valid timing	From input data change	-	-	4	μs	
t _{IR}	Interrupt reset timing	From RegInterruptSource clearing	-	-	4	μs	
NRESET	(Input/Output)					1	
VOL	Low level output voltage	-	-0.4	-	0.3	V	
		VDDM >= 2V	-	-	8		
IOLM	Low level output sink current	VDDM < 2V	-	-	4	mA	
			0.7*		0.0		
		VCC1,2 >= 2V	VDDM	-	3.6	v	
VIH_{MR}	High level input voltage		0.8*		0.0	v	
		VCC1,2 < 2V	VDDM	-	3.6		
			-0.4		0.3*		
VII	Low level input voltage	VCC1,2 >= 2V	-0.4	-	VDDM	v	
VILM	Low level input voltage	VCC1,2 < 2V	-0.4		0.2*	v	
		VGG1,2 < 2V	-0.4	-	VDDM		
ILEAK	Input leakage current	-	-1	-	1	μA	
CI	Input capacitance	-	-	-	10	pF	
VPOR	Power-On-Reset voltage	Cf. Figure 7	-	0.8	-	V	
	High brown-out voltage	Cf. Figure 7	-	VDDM-1	-	V	
VDROPL	Low brown-out voltage	Cf. Figure 7	-	0.2	-	V	
t _{RESET}	Reset time	Cf. Figure 7	0.6	-	2.5	ms	
t _{PULSE}	Reset pulse from host uC	Cf. Figure 7	200	-	-	ns	
ADDR0, A	ADDR1 (Inputs)						
		VCC1,2 >= 2V	0.7*		VDDM		
VIH _{MA}	High level input voltage	VGG1,2 >= 2 V	VDDM		+0.3	v	
VILIMA	High level input voltage	VCC1,2 < 2V	0.8*		VDDM	v	
		VGG1,2 < 2V	VDDM	-	+0.3		
	Low level input voltage	VCC1,2 >= 2V	-0.4	-	0.3*		
VIL _M		VOO1,2 >= 2 V	-0.4	-	VDDM	v	
VILM	Low level input voltage	VCC1,2 < 2V	-0.4	_	0.2*	v	
		V001,2 < 2V	-0.4	_	VDDM		
ILEAK	Input leakage current	-	-1	-	1	μA	
CI	Input capacitance	-	-	-	10	pF	
OSCIO (Ir	nput/Output)	<u> </u>				1	
		VCC1,2 >= 2V	0.7*	-	VDDM		
VIH _{MA}	High level input voltage		VDDM		+0.3	V	
		VCC1,2 < 2V	0.8*	-	VDDM		
			VDDM		+0.3		
		VCC1,2 >= 2V	-0.4	-	0.3*		
					VDDM 0.2*	V	
VILM	Low level input voltage				0.2*		
VIL_M	Low level input voltage	VCC1,2 < 2V	-0.4	-			
		VCC1,2 < 2V			VDDM		
ILEAK	Input leakage current	-	-0.4 -1	-	VDDM 1	μA	
			-1 -			μA pF	
ILEAK	Input leakage current	-	-1 - VDDM –	-	VDDM 1		
ILEAK CI VOH _M	Input leakage current Input capacitance High level output voltage	-	-1 - VDDM – 0.3	-	VDDM 1 10 VDDM	pF V	
ILEAK CI VOH _M VOL	Input leakage current Input capacitance High level output voltage Low level output voltage	- - - - -	-1 - VDDM –	-	VDDM 1 10 VDDM 0.3	pF V V	
ILEAK CI VOH _M	Input leakage current Input capacitance High level output voltage	- - - - VDDM >= 2V	-1 - VDDM – 0.3		VDDM 1 10 VDDM 0.3 8	pF V	
ILEAK CI VOH _M VOL IOH _M	Input leakage current Input capacitance High level output voltage Low level output voltage High level output source current	- - - - - - - - - - - - - - - - - - -	-1 - VDDM – 0.3	- - - - - - -	VDDM 1 10 VDDM 0.3 8 2	pF V V mA	
ILEAK CI VOH _M VOL	Input leakage current Input capacitance High level output voltage Low level output voltage	- - - - VDDM >= 2V	-1 - VDDM – 0.3		VDDM 1 10 VDDM 0.3 8	pF V V	



Symbol	Description	Conditions	Min	Тур	Max	Unit
Interface	complies with slave F/S mode I ² C	interface as described by	/ Philips I ² C	specificati		
dated Jar	nuary, 2000. Please refer to that doci	ument for more detailed I ² C	specificatio	ons.		
	SCL		tsu;sto→	P	_s_	
VOL	Low level output voltage	-	-0.4	-	0.3	V
IOLM	Low level output sink current	$VDDM \ge 2V$	-	-	8	mA
- 101		VDDM < 2V	-	-	4	
VIH _{MR}	High level input voltage	VCC1,2 >= 2V	0.7* VDDM	-	3.6	v
•••••	r ign lovol input voltago	VCC1,2 < 2V	0.8* VDDM	-	3.6	
VIL _M	Low level input voltage	VCC1,2 >= 2V	-0.4	-	0.3* VDDM	v
VILM	Low level input voltage	VCC1,2 < 2V	-0.4	-	0.2* VDDM	v
f _{SCL}	SCL clock frequency	-	-	-	400	kHz
t _{hd;sta}	Hold time (repeated) START condition	-	0.6	-	-	μs
t _{LOW}	LOW period of the SCL clock	-	1.3	-	-	μs
t _{HIGH}	HIGH period of the SCL clock	-	0.6	-	-	μs
t _{SU;STA}	Set-up time for a repeated START condition	-	0.6	-	-	μs
t _{HD;DAT}	Data hold time	-	0 ⁽⁴⁾	-	0.9 ⁽⁵⁾	μs
t _{SU;DAT}	Data set-up time	-	100 ⁽⁶⁾	-	-	ns
t _r			20+0.1C _b ⁽⁷⁾	-	300	ns
t _f	Fall time of both SDA and SCL	-	20+0.1C _b ⁽⁷⁾	-	300	ns
t _{SU:STO}	Set-up time for STOP condition	-	0.6	-	-	μs
t _{BUF}	Bus free time between a STOP and START condition	-	1.3	-	-	μs
Cb	Capacitive load for each bus line	-	-	-	400	pF
V _{nL}	Noise margin at the LOW level for each connected device (including hysteresis)	-	-	0.1* VDDM	-	v
V _{nH}	Noise margin at the HIGH level for each connected device (including hysteresis)	-	-	0.2* VDDM	-	v
t _{SP}	Pulse width of spikes suppressed by the input filter	-	-	-	50	ns
Miscellar			· ·			
RPULL	Programmable pull-up/down resistors for IO[0-7]	-	-	42	-	kΩ
f	Oscillator frequency	Internal	1.3	2	2.6	MHz
f _{osc}	Oscillator requericy	External from OSCIN	-	-	2.6	

(1) Assuming no load connected to outputs and inputs fixed to VCC1,2 or GND.

(2) Can be increased by tying together and driving simultaneously several I/Os.

(3) All values referred to $VIH_{MR min}$ and $VIL_{M max}$ levels.

(5) The maximum t_{HD:DAT} has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

(6) A Fast-mode l^2C -bus device can be used in a Standard-mode l^2C -bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.

If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max+ t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is released.

(7) C_b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times are allowed. (8) With RegHighInput bit enabled (VCCx min =1.65V), else 3.6V (VCCx min = 1.2V)

⁽⁴⁾ A device must internally provide a hold time of at least 300ns for the SDA signal (referred to VIH_{MR min}) to bridge the undefined region of the falling edge of SCL.



SX1507/SX1508/SX1509 World's Lowest Voltage Level Shifting GPIO with LED Driver and Keypad Engine

ADVANCED COMMUNICATIONS & SENSING

3 TYPICAL OPERATING CHARACTERISTICS




Figure 3 – Typical Operating Characteristics



4 BLOCK DETAILED DESCRIPTION

4.1 SX1507 4-channel I²C GPIO with LED Driver




Figure 4 – 4-channel Low Voltage GPIO with LED Driver

4.2 SX1508 8-channel I²C GPIO with LED Driver and Keypad Engine




Figure 5 – 8-channel Low Voltage GPIO with LED Driver and Keypad Engine



4.3 SX1509 16-channel I²C GPIO with LED Driver and Keypad Engine




Figure 6 – 16-channel Low Voltage GPIO with LED Driver and Keypad Engine

4.4 Reset

4.4.1 Hardware (NRESET)

The SX1507, SX1508 and SX1509 generate their own power on reset signal after a power supply is connected to the VDDM pin. The reset signal is made available for the user at the pin NRESET. The rising edge of the NRESET indicates that the startup sequence of the SX1507, SX1508 or SX1509 has finished. NRESET must be connected to VDDM (or greater) either directly, or via a resistor.




Figure 7 – Power-On / Brown-out Reset Conditions

- 1. Device behavior is undefined until VDDM rises above VPOR, at which point NRESET is driven to GND by the SX1507, SX1508 or SX1509.
- 2. After t_{RESET}, NRESET is released (high-impedance) by the SX1507, SX1508 or SX1509 to allow it to be pulled high by an external resistor.



- In operation, the SX1507, SX1508 and SX1509 may be reset (POR like or LED driver counters only depending on RegMisc setting) at anytime by an external device driving NRESET low during t_{PULSE}. Chip can be accessed normally again after NRESET rising edge.
- 4. During a brown-out event, if VDDM drops above VDROPH a reset will not occur.
- 5. During a brown-out event, if VDDM drops between VDROPH and VDROPL a reset may occur.
- 6. During a brown-out event, if VDDM drops below VDROPL a reset will occur next time VPOR is crossed.

Please note that a brown-out event is defined as a transient event on VDDM. If VDDM is attached to a battery, then the gradual decay of the battery voltage will not be interpreted as a brown-out event. Please also note that a sharp rise in VDDM (> 1V/us) may induce a circuit reset.

<u>4.4.2</u> Software (RegReset)

Writing consecutively 0x12 and 0x34 to RegReset register will reset all registers to their default values.

4.5 2-Wire Interface (I²C)

The SX1507, SX1508 and SX1509 2-wire interface operates only in slave mode. In this configuration, the device has one or 4 possible devices addresses defined by ADDR[1:0] pins:

Device	ADDR[1:0]	Address	Description
	00	0x2 0 (01000 00)	First address of the 2-wire interface
SX1508	01	0x21 (01000 01)	Second address of the 2-wire interface
371300	10	0x2 2 (01000 10)	Third address of the 2-wire interface
	11	0x23 (0100011)	Fourth address of the 2-wire interface
	00	0x3E (0 11111 0)	First address of the 2-wire interface
SX1507 &	01	0x3F (0 11111 1)	Second address of the 2-wire interface
SX1509	10	0x70 (1 11000 0)	Third address of the 2-wire interface
	11	0x71 (1 11000 1)	Fourth address of the 2-wire interface
	11	0x71 (1 11000 1)	

Table 7 - 2-Wire Interface Address

2 lines are used to exchange data between an external master host and the slave device:

- SCL : Serial CLock
- SDA : Serial DAta

The SX1507, SX1508 and SX1509 are read-write slave-mode I^2C devices and comply with the Philips I^2C standard Version 2.1 dated January, 2000. The SX1507, SX1508 and SX1509 have a few user-accessible internal 8-bits registers to set the various parameters of operation (Cf. §5 for detailed configuration registers description). The I^2C interface has been designed for program flexibility, in that once the slave address has been sent to the SX1507, SX1508 or SX1509 enabling it to be a slave transmitter/receiver, any register can be written or read independently of each other. The start and stop commands frame the data-packet and the repeat start condition is allowed if necessary.

Seven bit addressing is used and ten bit addressing is not allowed. Any general call address will be ignored by the SX1507, SX1508 and SX1509. The SX1507, SX1508 and SX1509 are not CBUS compatible and can operate in standard mode (100kbit/s) or fast mode (400kbit/s).

<u>4.5.1</u> WRITE

After the start condition [S], the slave address (SA) is sent, followed by an eighth bit ('0') indicating a Write. The slave then Acknowledges [A] that it is being addressed, and the Master sends an 8 bit Data Byte consisting of the slave Register Address (RA). The Slave Acknowledges [A] and the master sends the appropriate 8 bit Data Byte (WD0). Again the slave Acknowledges [A]. In case the master needs to write more data, a succeeding 8 bit Data Byte will follow (WD1), acknowledged by the slave [A]. This sequence will be repeated until the master terminates the transfer with the Stop condition [P].






Figure 8 - 2-Wire Serial Interface, Write Operation

When successive register data (WD1...WDn) is supplied by the master, the register address can be automatically incremented or kept fixed depending on the setting programmed in RegMisc.




Figure 9 – Example: Write RegData Register

4.5.2 READ

After the start condition [S], the slave address (SA) is sent, followed by an eighth bit ('0') indicating a Write. The slave then Acknowledges [A] that it is being addressed, and the Master responds with an 8 bit Data consisting of the Register Address (RA). The slave Acknowledges [A] and the master sends the Repeated Start Condition [Sr]. Once again, the slave address (SA) is sent, followed by an eighth bit ('1') indicating a Read.

The slave responds with an Acknowledge [A] and the read Data byte (RD0). If the master needs to read more data it will acknowledge [A] and the slave will send the next read byte (RD1). This sequence can be repeated until the master terminates with a NACK [N] followed by a stop [P].




Figure 10 - 2-Wire Serial Interface, Read Operation

When successive register data (RD1...RDn) is read by the master, the register address will be automatically incremented or kept fixed depending on the setting programmed in RegMisc.

4.6 I/O Banks

<u>4.6.1</u> Input Debouncer

Each input can be individually debounced by setting corresponding bits in RegDebounce register. At power up the debounce function is disabled. After enabling the debouncer, the change of the input value is accepted only if the input value is identical at two consecutive sampling times.

Rev 1 – 30th Oct. 2009



The debounce time common to all IOs can be set in RegDebounceConfig register from 0.5 to 64ms (fOSC = 2MHz).

<u>4.6.2</u> Keypad Scanning Engine

SX1508, and SX1509 integrate a fully programmable keypad scanning engine to implement keypad applications up to 8x8 matrix (i.e. 64 keys).

Please note that SX1509 also implements an Auto Sleep/Wakeup feature to save power consumption when no key has been pressed for a programmed time.




Figure 11 – 4x4 Keypad Connection to SX1508

Following procedure should be implemented on the host controller for a 4x4 keypad:

1. Set RegDir to 0xF0 (IO[3-0] as outputs, IO[7-4] as inputs), set RegOpenDrain to 0x0F (IO[3-0] as open-drain outputs), set RegPullup to 0xF0 (pull-ups enabled on inputs IO[7-4]).

2. Enable and configure debouncing on IO[7-4] (RegDebounceEnable = 0xF0, Ex : RegDebounceConfig = 0x05)

3. Enable and configure keypad scanning engine (Ex : RegKeyConfig = 0x7D) This will start an infinite loop with the following sequence to IO[3:0]: ZZZ0, ZZ0Z, Z0ZZ, 0ZZZ. Make sure that scan interval is set to higher value than the debounce time.

4. When a key is pressed, NINT goes low, key scan is halted and the key coordinates are stored in RegKeyData:

- The column data will be stored in RegKeyData[7:4] (Note: column indication is active low)
- The row data will be stored in RegKeyData[3:0] (Note: row indication is active low)
- When RegKeyData is read, this data along with the interrupt is automatically cleared (same behavior as reading RegData) and the key scan continues to the next row.

5. Restart from point 4.

This implementation allows the host to handle both single and multi-touches easily (fast AAAAAA sequence is a long press of key A, fast ABABABAB sequence is key A and key B pressed together, etc)

4.6.3 Level Shifter

Because of their 5.5V tolerant I/O banks with independent supply voltages between 1.2V and 3.6V, the SX1508 and SX1509 can perform level shifting of signals from one I/O bank to another **without uC activity** by programming the corresponding configuration register bits accordingly in RegLevelShifter (and RegDir). This can save significant BOM cost in a final application where only a few signals need to be level-shifted (no need for an additional external level shifter IC).






Figure 12 – Level Shifting Example

The minimum pulse width tLevelShiftMin which can be level shifted properly depends on VCCx and VDDM:

tLevelShiftMin = Input Delay + Core Delay + Output Delay

Input/Core/Output delays vs VCCx/VDDM are given in figures below.




Figure 13 – Level Shifter Max Frequency Calculation Data



4.6.4 Polarity Inverter

Each IO's polarity can be individually inverted by setting corresponding bit in RegPolarity register. Please note that polarity inversion can also be combined with level shifting feature.

4.7 Interrupt (NINT)

At start-up, the transition detection logic is reset, and NINT is released to a high-impedance state. The interrupt mask register is set to 0xFF, disabling the interrupt output for transitions on all I/O ports. The transition flags are cleared to indicate no data changes.

An interrupt NINT can be generated on any programmed combination of I/Os rising and/or falling edges through the RegInterruptMask and RegSense registers.

If needed, the I/Os which triggered the interrupt can then be identified by reading RegInterruptSource register.

When NINT is low (i.e. interrupt occurred), it can be reset back high (i.e. cleared) by writing 0xFF in RegInterruptSource (this will also clear corresponding bits in RegEventStatus register). The interrupt can also be cleared automatically when reading RegData register (Cf. RegMisc)

Example: We want to detect rising edge of I/O[1] on SX1508 (NINT will go low).

- 1. We enable interrupt on I/O[1] in RegInterruptMask
- ⇒ RegInterruptMask = "XXXXXX0X"
- *2.* We set edge sense for I/O[1] in RegSense
- ⇒ RegSenseLow = "XXXX**01**XX"

Please note that independently from the "user defined" process described above the keypad engine, when enabled, also uses NINT to indicate a key press.

Hence we have NINT = "user defined condition occurred" OR "keypad engine condition occurred".

4.8 Clock Management

A main oscillator clock fOSC is needed by the LED driver, keypad engine and debounce features.

Clock management block is illustrated in figure below.




Figure 14 – Clock Management Overview

The block is configured in register RegClock (Cf §5 for more detailed information):

- > Selection of internal clock source: none (OFF) or internal oscillator or external clock input from OSCIN.
 - Definition of OSCIO pin function (OSCIN or OSCOUT)
 - OSCOUT frequency setting (sub-multiple of fOSC)

Please note that if needed the OSCOUT feature can be used as an additional GPO (Cf. RegClock)

4.9 LED Driver

4.9.1 Overview

Every IO has its own independent LED driver to perform intensity control, blinking and fading operation. (Cf §6.2 for typical LED connection)

Please note that while all I/Os can perform intensity control (PWM) only some of them additionally include blinking and breathing features (Cf pin description §1)

The LED drivers of all I/Os share the same clock ClkX configurable in RegMisc[6:4]. Please note that for power consumption reasons ClkX is OFF by default.



Assuming ClkX is not OFF, LED driver for IO[X] is enabled when RegLEDDriverEnable[X] = 1 in which case it can operate in one of the three modes below:

- Static mode (all I/Os, with or without fade in/out)
- Single shot mode (blinking capable I/Os only, with or without fade in/out)
- · Blink mode (blinking capable I/Os only, with or without fade in/out)




Figure 15 – LED Driver Overview

Each IO[X] has its own set of programmable registers (Cf §5 for more detailed information):

- RegTOnX (blinking capable I/Os only): TOnX, ON time of IO[X]
- RegIOnX (all I/Os): IOnX, ON intensity of IO[X]
- RegOffX (blinking capable I/Os only): TOffX and IOffX, OFF time and intensity of IO[X]
- RegTRiseX(breathing capable I/Os only): TRiseX, fade in time of IO[X]
- RegTFallX(breathing capable I/Os only): TFallX, fade out time of IO[X]

Please note that the LED driver mode is selectable for each IO bank between linear and logarithmic. (Cf §4.9.5)

All the figures assume normal IO polarity, for inverse polarity RegData control must be inverted (does not invert the polarity of the IO signal itself).

4.9.2 Static Mode

Only mode available for non blinking capable IOs (with Off intensity = 0), else invoked when TOnX = 0. If the I/O doesn't support fading the LED intensity will step directly to the IOnX/IOffX value.


RegData(X)		
On intensity(max) determined by register RegIOnX IOLED(X) level Off intensity(min) determined by register RegIOffX	Fade out rate determined by register RegTFallX	



4.9.3 Single Shot Mode

Invoked when TOnX = 0 and TOffX = 0.

If the I/O doesn't support fading the LED intensity will step directly to the IOnX/IOffX value.



4.9.4 Blink Mode

Invoked when TOnX != 0 and TOffX != 0.

If the I/O doesn't support fading the LED intensity will step directly to the IOnX/IOffX value.




Figure 18 – LED Driver Blink Mode

4.9.5 LED Driver Modes

For each IO bank, the LED driver mode of fading capable IOs can be selected between linear or logarithmic in RegMisc.

Lin.	Log.														
0	0	32	4	64	13	96	28	128	53	160	88	192	135	224	198
1	0	33	4	65	13	97	28	129	53	161	88	193	135	225	198
2	0	34	4	66	13	98	30	130	53	162	88	194	135	226	198
3	0	35	4	67	13	99	30	131	53	163	88	195	135	227	198
4	0	36	5	68	14	100	31	132	56	164	93	196	142	228	207
5	0	37	5	69	14	101	31	133	56	165	93	197	142	229	207
6	0	38	5	70	14	102	32	134	56	166	93	198	142	230	207
7	0	39	5	71	14	103	32	135	56	167	93	199	142	231	207



SX1507/SX1508/SX1509 World's Lowest Voltage Level Shifting GPIO with LED Driver and Keypad Engine

ADVANCED COMMUNICATIONS & SENSING

8	1	40	6	72	16	104	34	136	60	168	98	200	150	232	216
9	1	41	6	73	16	105	34	137	60	169	98	201	150	233	216
10	1	42	6	74	17	106	35	138	60	170	98	202	150	234	216
11	1	43	6	75	17	107	35	139	60	171	98	203	150	235	216
12	1	44	7	76	18	108	36	140	65	172	104	204	157	236	225
13	1	45	7	77	18	109	36	141	65	173	104	205	157	237	225
14	1	46	7	78	19	110	38	142	65	174	104	206	157	238	225
15	1	47	7	79	19	111	38	143	65	175	104	207	157	239	225
16	2	48	8	80	20	112	39	144	69	176	110	208	165	240	235
17	2	49	8	81	20	113	39	145	69	177	110	209	165	241	235
18	2	50	8	82	21	114	41	146	69	178	110	210	165	242	235
19	2	51	8	83	21	115	41	147	69	179	110	211	165	243	235
20	2	52	9	84	22	116	42	148	73	180	116	212	172	244	245
21	2	53	9	85	22	117	42	149	73	181	116	213	172	245	245
22	2	54	9	86	23	118	44	150	73	182	116	214	172	246	245
23	2	55	9	87	23	119	44	151	73	183	116	215	172	247	245
24	3	56	10	88	24	120	46	152	78	184	122	216	181	248	255
25	3	57	10	89	24	121	46	153	78	185	122	217	181	249	255
26	3	58	10	90	25	122	46	154	78	186	122	218	181	250	255
27	3	59	10	91	25	123	46	155	78	187	122	219	181	251	255
28	3	60	11	92	26	124	49	156	83	188	129	220	189	252	255
29	3	61	11	93	26	125	49	157	83	189	129	221	189	253	255
30	3	62	12	94	27	126	49	158	83	190	129	222	189	254	255
31	3	63	12	95	27	127	49	159	83	191	129	223	189	255	255

Table 8 – LED Driver Linear vs Logarithmic Function (I)




Figure 19 – LED Driver Linear vs Logarithmic Function (II)

4.9.6 Synchronization of LED Drivers across several ICs

When several GPIO expanders are used in the same application it may be useful that their LEDs drivers are synchronous for coherent global operation.

In this case all ICs should share their fOSC through their OSCIO pins and have their NRESET pins connected together.

When RegMisc of each IC is set accordingly, NRESET signal can then be used to reset all devices' internal counters (but not the register settings) and allow synchronous LED operation (blinking, fading) across multiple devices.



4.9.7 Tutorial

Below are the steps required to use the LED driver with the typical LED connection described §6.2:

- Disable input buffer (RegInputDisable)
- Disable pull-up (RegPullUp)
- Enable open drain (RegOpenDrain)
- Set direction to output (RegDir) by default RegData is set high => LED OFF
- Enable oscillator (RegClock)
- Configure LED driver clock and mode if relevant (RegMisc)
- Enable LED driver operation (RegLEDDriverEnable)
- Configure LED driver parameters (RegTOn, RegIOn, RegOff, RegTRise, RegTFall)
- Set RegData bit low => LED driver started



5 CONFIGURATION REGISTERS

5.1 SX1507 4-channel GPIO with LED Driver

Address	Name	Description	Default
Device and I			
0x00	RegInputDisable	Input buffer disable register	XXXX 0000
0x01	RegLongSlew	Output buffer long slew register	XXXX 0000
0x02	RegLowDrive	Output buffer low drive register	XXXX 0000
0x03	RegPullUp	Pull-up register	XXXX 0000
0x04	RegPullDown	Pull-down register	XXXX 0000
0x05	RegOpenDrain	Open drain register	XXXX 0000
0x06	RegPolarity	Polarity register	XXXX 0000
0x07	RegDir	Direction register	XXXX 1111
0x08	RegData	Data register	XXXX 1111
0x09	RegInterruptMask	Interrupt mask register	XXXX 1111
0x0A	RegSense	Sense register	0000 0000
0x0B	RegInterruptSource	Interrupt source register	XXXX 0000
0x0C	RegEventStatus	Event status register	XXXX 0000
0x0D	RegClock	Clock management register	0000 0000
0x0E	RegMisc	Miscellaneous device settings register	0000 0000
0x0F	RegLEDDriverEnable	LED driver enable register	XXXX 0000
Debounce			
0x10	RegDebounceConfig	Debounce configuration register	0000 0000
0x11	RegDebounceEnable	Debounce enable register	XXXX 0000
ED Driver (PWM, blinking, breathing)		
0x12	RegTOn0	ON time register for I/O[0]	0000 0000
0x13	RegIOn0	ON intensity register for I/O[0]	1111 1111
0x14	RegOff0	OFF time/intensity register for I/O[0]	0000 0000
0x15	RegTOn1	ON time register for I/O[1]	0000 0000
0x16	RegIOn1	ON intensity register for I/O[1]	1111 1111
0x17	RegOff1	OFF time/intensity register for I/O[1]	0000 0000
0x18	RegTRise1	Fade in register for I/O[1]	0000 0000
0x19	RegTFall1	Fade out register for I/O[1]	0000 0000
0x1A	RegTOn2	ON time register for I/O[2]	0000 0000
0x1B	RegIOn2	ON intensity register for I/O[2]	1111 1111
0x1C	RegOff2	OFF time/intensity register for I/O[2]	0000 0000
0x1D	RegTRise2	Fade in register for I/O[2]	0000 0000
0x1E	RegTFall2	Fade out register for I/O[2]	0000 0000
0x1F	RegTOn3	ON time register for I/O[3]	0000 0000
0x20	RegIOn3	ON intensity register for I/O[3]	1111 1111
0x21	RegOff3	OFF time/intensity register for I/O[3]	0000 0000
0x22	RegTRise3	Fade in register for I/O[3]	0000 0000
0x23	RegTFall3	Fade out register for I/O[3]	0000 0000
Software Re			
0x7D	RegReset	Software reset register	0000 0000
Fest (not to			
0x7E	RegTest1	Test register	0000 0000
0x7F	RegTest2	Test register	0000 0000

Table 9 – SX1507 Configuration Registers Overview



Addr	Name	Default	Bits	Description						
			7:4	Unused						
0x00	RegInputDisable	0xX0	3:0	Disables the input buffer of each IO 0 : Input buffer is enabled (input actually being used) 1 : Input buffer is disabled (input actually not being used or LED connection)						
			7:4	Unused	i					
0x01	RegLongSlew 0xX0		3:0	Enables increased slew rate of the output buffer of each [output-configured] IO 0 : Increased slew rate is disabled 1 : Increased slew rate is enabled						
			7:4	Unused						
0x02	RegLowDrive	0xX0	3:0	Enables reduced drive of the output buffer of each [outp 0 : Reduced drive is disabled 1 : Reduced drive is enabled	ut-configured] IO					
			7:4	Unused						
0x03	RegPullUp	0xX0	3:0	Enables the pull-up for each IO 0 : Pull-up is disabled 1 : Pull-up is enabled						
			7:4	Unused						
0x04	RegPullDown	0xX0	3:0	Enables the pull-down for each IO 0 : Pull-down is disabled 1 : Pull-down is enabled						
			7:4	Unused						
0x05	RegOpenDrain	0xX0	3:0	Enables open drain operation for each [output-configure 0 : Regular push-pull operation 1 : Open drain operation	d] IO					
			7:4	Unused						
0x06	RegPolarity 0xX0		3:0	Enables polarity inversion for each IO 0 : Normal polarity : RegData[x] = IO[x] 1 : Inverted polarity : RegData[x] = !IO[x] (for both input	and output configured IOs)					
			7:4	Unused	· · · ·					
0x07	RegDir	0xXF	3:0	Configures direction for each IO. 0 : IO is configured as an output 1 : IO is configured as an input						
			7:4	Unused						
0x08	RegData	0xXF	3:0	Write: Data to be output to the output-configured IOs	finung d					
			7:4	Read: Data seen at the IOs, independent of the direction	n configurea.					
0x09	RegInterruptMask	0xXF	3:0	Configures which [input-configured] IO will trigger an interrupt on NINT pin 0 : An event on this IO will trigger an interrupt 1 : An event on this IO will NOT trigger an interrupt						
			7:6	Edge sensitivity of RegData[3]	00 : None					
0x0A	0x0A RegSense	0x00	5:4	Edge sensitivity of RegData[2]	01 : Rising					
0,071		0,000	0,000	3:2	Edge sensitivity of RegData[1]	10 : Falling 11 : Both				
			1:0	Edge sensitivity of RegData[0]						
0x0B	RegInterruptSource	0xX0	7:4 3:0	Unused Interrupt source (from IOs set in RegInterruptMask) 0 : No interrupt has been triggered by this IO 1 : An interrupt has been triggered by this IO (an event a RegSense register occured).	as configured in relevant					
				Writing '1' clears the bit in RegInterruptSource and in RegEventStatus						
			7:4	When all bits are cleared, NINT signal goes back high. Unused						
			7.4	Event status of all IOs.						
0x0C	RegEventStatus	0×X0	3:0	Event status of all IOs. 0 : No event has occured on this IO 1 : An event has occured on this IO (an edge as configured in relevant RegSense register occured).						
				Writing '1' clears the bit in RegEventStatus and in RegIr If the edge sensitivity of the IO is changed, the bit(s) will	nterruptSource if relevant. I be cleared automatically					
	0x0D RegClock		7	Unused Oscillator frequency (fOSC) source						
			6:5	00 : OFF. LED driver and debounce features are disabled. 01 : External clock input (OSCIN) 10 : Internal 1MHz oscillator 11 : Reserved						
0x0D		0x00	4	OSCIO pin function (Cf. §4.8) 0 : OSCIO is an input (OSCIN) 1 : OSCIO is an output (OSCOUT)						
			3:0	Frequency of the signal output on OSCOUT pin: 0x0 : 0Hz, permanent "0" logical level (GPO) 0xF : 0Hz, permanent "1" logical level (GPO) Else : fOSCOUT = fOSC/(2^(RegClock[3:0]-1))						



			7	Unused
	0x0E RegMisc	0x00	6:4	Frequency of the LED Driver clock ClkX of all IOs: 0 : OFF. LED driver functionality is disabled for all IOs. Else : ClkX = fOSC/(2^(RegMisc[6:4]-1))
			3	LED Driver mode for Bank A 's fading capable IOs (IO1-3) 0: Linear 1: Logarithmic
0x0E			2	NRESET pin function when externally forced low (Cf. §4.4.1 and §4.9.5). 0: Equivalent to POR 1: Reset PWM/Blink/Fade counters (not user programmed values) This bit is can only be reset manually or by POR, not by NRESET.
			1	Auto-increment register address (Cf. §4.5) 0: ON. When several consecutive data are read/written, register address is incremented. 1: OFF. When several consecutive data are read/written, register address is kept fixed.
			0	Autoclear NINT on RegData read (Cf. §4.7) 0: ON. RegInterruptSource is also automatically cleared when RegData is read. 1: OFF. RegInterruptSource must be manually cleared, either directly or via RegEventStatus.
			7:4	Unused
0x0F	RegLEDDriverEnable	0xX0	3:0	Enables LED Driver for each [output-configured] IO 0 : LED Driver is disabled 1 : LED Driver is enabled
			7:3	Unused
0x10 RegDebounceConfig		0x00	2:0	Debounce time (Cf. §4.6.1) 000: 0.5ms x 1MHz/fOSC 001: 1ms x 1MHz/fOSC 010: 2ms x 1MHz/fOSC 011: 4ms x 1MHz/fOSC 100: 8ms x 1MHz/fOSC 101: 16ms x 1MHz/fOSC 111: 32ms x 1MHz/fOSC 111: 64ms x 1MHz/fOSC
			7:4	Unused
0x11	RegDebounceEnable	0xX0	3:0	Enables debouncing for each [input-configured] IO 0 : Debouncing is disabled 1 : Debouncing is enabled
			7:5	Unused
0xXX	RegTOnX	0x00	4:0	ON Time of IO[X]: 0 : Infinite (Static mode, TOn directly controlled by RegData, Cf §4.9.2) 1 - 15 : TOnX = 64 * RegTOnX * (255/ClkX) 16 - 31 : TOnX = 512 * RegTOnX * (255/ClkX)
0xXX	RegIOnX	0xFF	7:0	ON Intensity of IO[X] - Linear mode : IOnX = RegIOnX - Logarithmic mode (fading capable IOs only) : IOnX = f(RegIOnX) , Cf §4.9.5
0xXX	RegOffX	0x00	7:3	OFF Time of IO[X]: 0 : Infinite (Single shot mode, TOff directly controlled by RegData, Cf §4.9.3) 1 - 15 : TOffX = 64 * RegOffX[7:3] * (255/ClkX) 16 - 31 : TOffX = 512 * RegOffX[7:3] * (255/ClkX)
			2:0	OFF Intensity of IO[X] - Linear mode : IOffX = 4 x RegOff[2:0] - Logarithmic mode (fading capable IOs only) : IOffX = f(4 x RegOffX[2:0]) , Cf §4.9.5
			7:5	Unused
0xXX	0xXX RegTRiseX		4:0	Fade In setting of IO[X] 0 : OFF 1 - 15 : TRiseX = (RegIOnX-(4xRegOffX[2:0])) * RegTRiseX * (255/ClkX) 16 - 31 : TRiseX = 16 * (RegIOnX-(4xRegOffX[2:0])) * RegTRiseX * (255/ClkX)
		0x00	7:5	Unused
0xXX	RegTFallX		4:0	Fade Out setting of IO[X] 0 : OFF 1 - 15 : TFallX = (RegIOnX-(4xRegOffX[2:0])) * RegTFallX * (255/ClkX) 16 - 31 : TFallX = 16 * (RegIOnX-(4xRegOffX[2:0])) * RegTFallX * (255/ClkX)
0x7D	RegReset	0x00	7:0	Software reset register Writing consecutively 0x12 and 0x34 will reset the device (same as POR). Always reads 0.
		Table	10 01	1507 Configuration Registers Description

Table 10 – SX1507 Configuration Registers Description