## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

RL78/L13
R01DS0168EJ0210
Rev.2.10
RENESAS MCU
Aug 12, 2016
Integrated LCD controller/driver, True Low Power Platform (as low as $112.5 \mu \mathrm{~A} / \mathrm{MHz}$, and $0.61 \mu \mathrm{~A}$ for RTC + LVD), 1.6 V to 5.5 V operation, 16 to 128 Kbyte Flash, 31 DMIPS at 24 MHz , for All LCD Based Applications

## 1. OUTLINE

### 1.1 Features

## Ultra-low power consumption technology

- $V_{d D}=$ single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage
- HALT mode
- STOP mode
- SNOOZE mode


## RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed ( $0.04167 \mu \mathrm{~s}$ : @ 24 MHz operation with high-speed onchip oscillator) to ultra-low speed ( $30.5 \mu \mathrm{~s}$ : @ 32.768 kHz operation with subsystem clock)
- Address space: 1 MB
- General-purpose registers: (8-bit register $\times 8$ ) $\times 4$ banks
- On-chip RAM: 1 to 8 KB


## Code flash memory

- Code flash memory: 16 to 128 KB
- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with boot swap function/flash shield window function)


## Data flash memory

- Data flash memory: 4 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory
- Number of rewrites: $1,000,000$ times (TYP.)
- Voltage of rewrites: VDD $=1.8$ to 5.5 V


## High-speed on-chip oscillator

- Select from $48 \mathrm{MHz}, 24 \mathrm{MHz}, 16 \mathrm{MHz}, 12 \mathrm{MHz}, 8 \mathrm{MHz}, 6 \mathrm{MHz}$, $4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz}$, and 1 MHz
- High accuracy: $+/-1.0 \%$ ( $\mathrm{V}_{\mathrm{dD}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20$ to $+85^{\circ} \mathrm{C}$ )


## Operating ambient temperature

- $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ (A: Consumer applications)
- $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications)


## Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)


## DMA (Direct Memory Access) controller

- 4 channels
- Number of clocks during transfer between $8 / 16$-bit SFR and internal RAM: 2 clocks


## Multiplier and divider/multiply-accumulator

- 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed)
- 32 bits $\div 32$ bits $=32$ bits (Unsigned)
- 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed)


## Serial interface

- CSI: 2 channels
- UART/UART (LIN-bus supported): 3,4 channels/1 channel
- $I^{2} C /$ Simplified $I^{2} C$ communication: 1 channel $/ 2$ channels


## Timer

- 16-bit timer: 8 channels (with remote control output function)
- 16-bit timer KB20 (IH): 1 channel
(IH-only PWM output function)
- 12-bit interval timer: 1 channel
- Real-time clock 2: 1 channel (calendar for 99 years, alarm
function, and clock correction function)
- Watchdog timer: 1 channel (operable with the dedicated lowspeed on- chip oscillator)


## A/D converter

- 8/10-bit resolution A/D converter ( $\mathrm{V} D \mathrm{D}=1.6$ to 5.5 V )
- Analog input: 9 to 12 channels
- Internal reference voltage ( 1.45 V ) and temperature sensor ${ }^{\text {Note } 1}$


## Comparator

- 2 channels
- Operation mode: Comparator high-speed mode, comparator low-speed mode, or window mode
- External reference voltage and internal reference voltage are selectable


## LCD controller/driver

- Segment signal output: $36(32)^{\text {Note } 2}$ to $51(47)^{\text {Note } 2}$
- Common signal output: $4(8)^{\text {Note } 2}$
- Internal voltage boosting method, capacitor split method, and external resistance division method are switchable


## I/O port

- I/O port: 49 to 65 ( N -ch open drain I/O [withstand voltage of 6

V]: 2, N-ch open drain I/O [VDD withstand voltage]: 12 to 18)

- Can be set to N -ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a $1.8 / 2.5 / 3 \mathrm{~V}$ device
- On-chip key interrupt function
- On-chip clock output/buzzer output controller


## Others

- On-chip BCD (binary-coded decimal) correction circuit

Notes 1. Can be selected only in HS (high-speed main) mode
2. The values in parentheses are the number of signal outputs when 8 com is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

> * There are differences in specifications between every product. Please refer to specification for details.

O ROM, RAM capacities

| Flash ROM | Data Flash | RAM | RL78/L13 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 64 pins | 80 pins |
| 128 KB | 4 KB | 8 KB $^{\text {Note }}$ | R5F10WLG | R5F10WMG |
| 96 KB | 4 KB | 6 KB | R5F10WLF | R5F10WMF |
| 64 KB | 4 KB | 4 KB | R5F10WLE | R5F10WME |
| 48 KB | 4 KB | 2 KB | R5F10WLD | R5F10WMD |
| 32 KB | 4 KB | 1.5 KB | R5F10WLC | R5F10WMC |
| 16 KB | 4 KB | 1 KB | R5F10WLA | R5F10WMA |

Note This is about 7 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3 in the RL78/L13 User's Manual.)

### 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/L13

Part No. R 5 F 10 W LEAxxxFB\#30


| Pin Count | Package | Data Flash | Fields of Application ${ }^{\text {Note }}$ | Ordering Part Number |
| :---: | :---: | :---: | :---: | :---: |
| 64 pins | 64-pin plastic LQFP $(12 \times 12 \mathrm{~mm}, 0.65$ <br> mm pitch) | Mounted | A | R5F10WLAAFA\#30, R5F10WLAAFA\#50, R5F10WLCAFA\#30, R5F10WLCAFA\#50, R5F10WLDAFA\#30, R5F10WLDAFA\#50, R5F10WLEAFA\#30, R5F10WLEAFA\#50, R5F10WLFAFA\#30, R5F10WLFAFA\#50, R5F10WLGAFA\#30, R5F10WLGAFA\#50 |
|  | 64-pin plastic LFQFP $(10 \times 10 \mathrm{~mm}, 0.5$ <br> mm pitch) | Mounted | A | R5F10WLAAFB\#30, R5F10WLAAFB\#50, R5F10WLCAFB\#30, R5F10WLCAFB\#50, R5F10WLDAFB\#30, R5F10WLDAFB\#50, R5F10WLEAFB\#30, R5F10WLEAFB\#50, R5F10WLFAFB\#30, R5F10WLFAFB\#50, R5F10WLGAFB\#30, R5F10WLGAFB\#50, R5F10WLAGFB\#30, R5F10WLAGFB\#50, R5F10WLCGFB\#30, R5F10WLCGFB\#50, R5F10WLDGFB\#30, R5F10WLDGFB\#50, R5F10WLEGFB\#30, R5F10WLEGFB\#50, R5F10WLFGFB\#30, R5F10WLFGFB\#50, R5F10WLGGFB\#30, R5F10WLGGFB\#50 |
| 80 pins | 80-pin plastic LQFP <br> $(14 \times 14 \mathrm{~mm}, 0.65$ <br> mm pitch) | Mounted | A | R5F10WMAAFA\#30, R5F10WMAAFA\#50, R5F10WMCAFA\#30, R5F10WMCAFA\#50, R5F10WMDAFA\#30, R5F10WMDAFA\#50, R5F10WMEAFA\#30, R5F10WMEAFA\#50, R5F10WMFAFA\#30, R5F10WMFAFA\#50, R5F10WMGAFA\#30, R5F10WMGAFA\#50 |
|  | 80-pin plastic LFQFP $(12 \times 12 \mathrm{~mm}, 0.5$ <br> mm pitch) | Mounted | A | R5F10WMAAFB\#30, R5F10WMAAFB\#50, R5F10WMCAFB\#30, R5F10WMCAFB\#50, R5F10WMDAFB\#30, R5F10WMDAFB\#50, R5F10WMEAFB\#30, R5F10WMEAFB\#50, R5F10WMFAFB\#30, R5F10WMFAFB\#50, R5F10WMGAFB\#30, R5F10WMGAFB\#50, R5F10WMAGFB\#30, R5F10WMAGFB\#50, R5F10WMCGFB\#30, R5F10WMCGFB\#50, R5F10WMDGFB\#30, R5F10WMDGFB\#50, R5F10WMEGFB\#30, R5F10WMEGFB\#50, R5F10WMFGFB\#30, R5F10WMFGFB\#50, R5F10WMGGFB\#30, R5F10WMGGFB\#50 |

Note For the fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/L13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

## <R> 1.3.1 64-pin products

- 64-pin plastic LQFP ( $12 \times 12 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$
- 64-pin plastic LFQFP ( $10 \times 10 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

## Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.
<R> 1.3.2 80-pin products

- 80-pin plastic LQFP ( $14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch)
- 80 -pin plastic LFQFP $(12 \times 12 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.

### 1.4 Pin Identification

| ANIO, ANI1, |  | PCLBUZ0, PCLBUZ1: | Programmable Clock Output/ |
| :---: | :---: | :---: | :---: |
| ANI16 to ANI25: | Analog Input |  | Buzzer Output |
| AVRefm: | Analog Reference Voltage | REGC: | Regulator Capacitance |
|  | Minus | REMOOUT: | Remote control Output |
| AVrefp: | Analog Reference Voltage | RESET: | Reset |
|  | Plus | RTC1HZ: | Real-time Clock 2 Correction Clock |
| CAPH, CAPL: | Capacitor for LCD |  | (1 Hz) Output |
| COM0 to COM7: | LCD Common Output | RxD0 to RxD3: | Receive Data |
| EXCLK: | External Clock Input | SCK00, SCK10, SCLAO: | Serial Clock Input/Output |
|  | (Main System Clock) | SCL00, SCL10: | Serial Clock Output |
| EXCLKS: | External Clock Input | SDAA0, SDA00, SDA10: | Serial Data Input/Output |
|  | (Subsystem Clock) | SEG0 to SEG50: | LCD Segment Output |
| INTP0 to INTP7: | External Interrupt Input | SIOO, SI10: | Serial Data Input |
| IVCMP0, IVCMP1: | Comparator Input | SO00, SO10: | Serial Data Output |
| IVREF0, IVREF1: | Comparator Reference Input | TIOO to TIO7: | Timer Input |
| KR0 to KR7: | Key Return | TO00 to TO07, |  |
| P00 to P07: | Port 0 | TKBO00, TKBO01-0, |  |
| P10 to P17: | Port 1 | TKB001-1, TKBO01-2: | Timer Output |
| P20 to P27: | Port 2 | TOOLO: | Data Input/Output for Tool |
| P30 to P35: | Port 3 | TOOLRxD, TOOLTxD: | Data Input/Output for External Device |
| P40 to P47: | Port 4 | TxD0 to TxD3: | Transmit Data |
| P50 to P57: | Port 5 | VCOUT0, VCOUT1: | Comparator Output |
| P60, P61: | Port 6 | VDD: | Power Supply |
| P70 to P77: | Port 7 | VL1 to VL4: | LCD Power Supply |
| P121 to P127: | Port 12 | Vss: | Ground |
| P130, P137: | Port 13 | X1, X2: | Crystal Oscillator (Main System Clock) |
|  |  | XT1, XT2: | Crystal Oscillator (Subsystem Clock) |

### 1.5 Block Diagram

### 1.5.1 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.

### 1.5.2 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.

### 1.6 Outline of Functions

(1/2)

| Item |  | 64-pin | 80-pin |
| :---: | :---: | :---: | :---: |
|  |  | R5F10WLx (x = A, C-G) | R5F10WMx (x = A, C-G) |
| Code flash memory (KB) |  | 16 to 128 | 16 to 128 |
| Data flash memory (KB) |  | 4 | 4 |
| RAM (KB) |  | 1 to $8^{\text {Note } 1}$ | 1 to $8^{\text {Note } 1}$ |
| Address space |  | 1 MB |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) <br> HS (High-speed main) mode: 1 to $20 \mathrm{MHz}(\mathrm{VDD}=2.7$ to 5.5 V ), <br> HS (High-speed main) mode: 1 to $16 \mathrm{MHz}(\mathrm{VDD}=2.4$ to 5.5 V$)$, <br> LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V$)$, <br> LV (Low-voltage main) mode: 1 to 4 MHz (VDD $=1.6$ to 5.5 V ) |  |
|  | High-speed on-chip oscillator | HS (High-speed main) mode: 1 to 24 MHz (VDD $=2.7$ to 5.5 V ), <br> HS (High-speed main) mode: 1 to $16 \mathrm{MHz}(\mathrm{VdD}=2.4$ to 5.5 V$)$, <br> LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{VDD}_{\mathrm{DD}}=1.8\right.$ to 5.5 V ), <br> LV (Low-voltage main) mode: 1 to 4 MHz (VDD $=1.6$ to 5.5 V ) |  |
| Clock for 16-bit timer KB20 |  | 48 MHz (TYP.): V ${ }_{\text {do }}=2.7$ to 5.5 V |  |
| Subsystem clock |  | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): $\mathrm{V}_{\mathrm{DD}}=1.6$ to 5.5 V |  |
| Low-speed on-chip oscillator |  | 15 kHz (TYP.) |  |
| General-purpose register |  | (8-bit register $\times 8$ ) $\times 4$ banks |  |
| Minimum instruction execution time |  | $0.04167 \mu$ s (High-speed on-chip oscillator: $\mathrm{fiH}=24 \mathrm{MHz}$ operation) |  |
|  |  | $0.05 \mu$ s (High-speed system clock: $\mathrm{fmx}^{\text {a }} 20 \mathrm{MHz}$ operation) |  |
|  |  | $30.5 \mu$ (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication (8 bits $\times 8$ bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |
| I/O port | Total | 49 | 65 |
|  | CMOS I/O | $42$ <br> (N-ch O.D. I/O [VdD withstand voltage]: 12) | $58$ <br> (N-ch O.D. I/O [VdD withstand voltage]: 18) |
|  | CMOS input | 5 | 5 |
|  | CMOS output | - | - |
|  | N-ch O.D I/O (withstand voltage: 6 V ) | 2 | 2 |
| Timer | 16-bit timer TAU | 8 channels |  |
|  | 16-bit timer KB20 | 1 channel |  |
|  | Watchdog timer | 1 channel |  |
|  | 12-bit interval timer (IT) | 1 channel |  |
|  | Real-time clock 2 | 1 channel |  |
|  | RTC2 output | 1 <br> - 1 Hz (subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) |  |
|  | Timer output | 8 channels (PWM outputs: $7^{\text {Note } 2}$ ) (TAU used) <br> 1 channel (timer KB20 used) |  |
|  | Remote control output function | 1 (TAU used) |  |

Notes 1. In the case of the 8 KB , this is about 7 KB when the self-programming function and data flash function are used.
2. The number of outputs varies depending on the setting of the channels in use and the number of master channels (see 6.9.3 Operation as multiple PWM output function in the RL78/L13 User's Manual.).

| Item |  | 64-pin | 80-pin |
| :---: | :---: | :---: | :---: |
|  |  | R5F10WLx (x = A, C-G) | R5F10WMx (x = A, C-G) |
| Clock output/buzzer output controller |  | 2 |  |
|  |  | - $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (Main system clock: fmain $=20 \mathrm{MHz}$ operation) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |
| 8/10-bit resolution A/D converter |  | 9 channels | 12 channels |
| Comparator |  | 2 channels |  |
| Serial interface |  | [64-pin] <br> - CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified $I^{2} \mathrm{C}$ : 1 channel <br> - CSI: 1 channel/UART: 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}: 1$ channel <br> - UART: 1 channel <br> [80-pin] <br> - CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified $I^{2} \mathrm{C}$ : 1 channel <br> - CSI: 1 channel/UART: 1 channel/simplified $I^{2} \mathrm{C}: 1$ channel <br> - UART: 2 channels |  |
|  | $\mathrm{I}^{2} \mathrm{C}$ bus | 1 channel |  |
| LCD controller/driver |  | Internal voltage boosting method, capacitor split method, and external resistance division method are switchable. |  |
| Segment signal output |  | $36(32)^{\text {Note } 1}$ | $51(47)^{\text {Note } 1}$ |
| Common signal output |  | $4(8)^{\text {Note } 1}$ |  |
| Multiplier and divider/multiplyaccumulator |  | - 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed) <br> - 32 bits $\div 32$ bits $=32$ bits (Unsigned) <br> - 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed) |  |
| DMA controller |  | 4 channels |  |
| Vectored interrupt sources | Internal | 32 | 35 |
|  | External | 11 | 11 |
| Key interrupt |  | 5 | 8 |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution ${ }^{\text {Note } 2}$ <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |
| Power-on-reset circuit |  | - Power-on-reset: 1.51 V (TYP.) <br> - Power-down-reset: 1.50 V (TYP.) |  |
| Voltage detector |  | - Rising edge: 1.67 V to 4.06 V ( 14 steps) <br> - Falling edge: 1.63 V to 3.98 V ( 14 steps) |  |
| On-chip debug function |  | Provided |  |
| Power supply voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.6 \text { to } 5.5 \mathrm{~V}\left(\mathrm{TA}=-40 \text { to }+85^{\circ} \mathrm{C}\right) \\ & \mathrm{V}_{\mathrm{DD}}=2.4 \text { to } 5.5 \mathrm{~V}\left(\mathrm{TA}=-40 \text { to }+105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |
| Operating ambient temperature |  | Consumer applications: $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ Industrial applications: $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ |  |

Notes 1. The values in parentheses are the number of signal outputs when 8 com is used.
2. This reset occurs when instruction code FFH is executed.

This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

## 2. ELECTRICAL SPECIFICATIONS $\left(T_{A}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

Target products A: Consumer applications; $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ R5F10WLAAFA, R5F10WLCAFA, R5F10WLDAFA, R5F10WLEAFA, R5F10WLFAFA, R5F10WLGAFA, R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB, R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA, R5F10WMEAFA, R5F10WMFAFA, R5F10WMGAFA, R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFB, R5F10WMEAFB, R5F10WMFAFB, R5F10WMGAFB

G: Industrial applications; when using $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ specification products at $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.

### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (1/3)

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdo |  | -0.5 to +6.5 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{\text {DD }}+0.3^{\text {Note } 1} \end{gathered}$ | V |
| Input voltage | $\mathrm{V}_{11}$ | P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137 | -0.3 to $V_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
|  | $\mathrm{V}_{12}$ | P60 and P61 (N-ch open-drain) | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{13}$ | EXCLK, EXCLKS, $\overline{\text { RESET }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3^{\text {Note } 2}$ | V |
| Output voltage | Vo1 | P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137 | -0.3 to $V_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
| Analog input voltage | $\mathrm{V}_{\text {Al1 }}$ | ANIO, ANI1, ANI16 to ANI26 | $\begin{gathered} -0.3 \text { to } \mathrm{VDD}_{\mathrm{DD}}+0.3 \\ \text { and }-0.3 \text { to } A V_{\mathrm{REF}(+)}+0.3^{\text {Notes } 2,3} \end{gathered}$ | V |

Notes 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
2. Must be 6.5 V or lower.
3. Do not exceed $A V_{R E F(+)}+0.3 \mathrm{~V}$ in case of $A / D$ conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2. $A V_{R E F}^{(+)}$: + side reference voltage of the $A / D$ converter.
3. Vss: Reference voltage

## Absolute Maximum Ratings (2/3)

| Parameter | Symbol |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCD voltage | VL1 | VL1 voltage ${ }^{\text {Note } 1}$ |  | $\begin{aligned} & -0.3 \text { to }+2.8 \text { and } \\ & -0.3 \text { to } V_{L 4}+0.3 \end{aligned}$ | V |
|  | VL2 | VL2 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |
|  | VL3 | VL3 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |
|  | $V_{\text {L4 }}$ | VL4 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to +6.5 | V |
|  | Vlcap | CAPL, CAPH voltage ${ }^{\text {Note } 1}$ |  | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |
|  | Vout | COM0 to COM7 SEG0 to SEG50 output voltage | External resistance division method | -0.3 to $V_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
|  |  |  | Capacitor split method | -0.3 to $\mathrm{V}_{\text {dD }}+0.3^{\text {Note } 2}$ | V |
|  |  |  | Internal voltage boosting method | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the $V_{\llcorner 1}, V_{L 2}, V_{L 3}$, and $V_{\llcorner 4}$ pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) and connect a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) between the CAPL and CAPH pins.
2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

| <R> | Parameter | Symbol |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output current, high | Ion1 | Per pin | P00 to P07, P10 to P17, P22 to P27, <br> P30 to P35, P40 to P47, <br> P50 to P57, P60, P61, <br> P70 to P77, P125 to P127, P130 | -40 | mA |
|  |  |  | Total of all pins -170 mA | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, <br> P50 to P57, P60, P61, <br> P70 to P77, P125 to P127, P130 | -170 | mA |
|  |  | IoH2 | Per pin | P20, P21 | -0.5 | mA |
|  |  |  | Total of all pins |  | -1 | mA |
| <R> | Output current, low | IoL1 | Per pin | P00 to P07, P10 to P17, P22 to P27, <br> P30 to P35, P40 to P47, <br> P50 to P57, P60, P61, <br> P70 to P77, P125 to P127, P130 | 40 | mA |
|  |  |  | Total of all pins 170 mA | P40 to P47, P130 | 70 | mA |
| <R> |  |  |  | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P60, P61, P70 to P77, <br> P125 to P127 | 100 | mA |
| <R> |  | Iol2 | Per pin | P20, P21 | 1 | mA |
| <R> |  |  | Total of all pins |  | 2 | mA |
|  | Operating ambient temperature | TA | In normal operation mode |  | $-40 \text { to }+85$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | In flash memory programming mode |  |  |  |
|  | Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.2 Oscillator Characteristics

### 2.2.1 X1 and XT1 oscillator characteristics

( $\mathrm{T} \mathrm{A}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency ( fx ) ${ }^{\text {Note }}$ | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{Vdo}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V} D<2.4 \mathrm{~V}$ | 1.0 |  | 8.0 |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | 1.0 |  | 4.0 |  |
| XT1 clock oscillation frequency ( fxx ) ${ }^{\text {Note }}$ | Crystal resonator |  | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, see 5.4 System Clock Oscillator in the RL78/L13 User's Manual.

### 2.2.2 On-chip oscillator characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency ${ }^{\text {Notes } 1,2}$ | fiH |  |  | 1 |  | 24 | MHz |
| High-speed on-chip oscillator clock frequency accuracy |  | -20 to $+85^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | -1.0 |  | +1.0 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}}<1.8 \mathrm{~V}$ | -5.0 |  | +5.0 | \% |
|  |  | -40 to $-20^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | -1.5 |  | +1.5 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | -5.5 |  | +5.5 | \% |
| Low-speed on-chip oscillator clock frequency | fil |  |  |  | 15 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracy |  |  |  | -15 |  | +15 | \% |

Notes 1. The high-speed on-chip oscillator frequency is selected by bits 0 to 4 of the option byte $(000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of the HOCODIV register.
2. This indicates the oscillator characteristics only. Refer to AC Characteristics for the instruction execution time.

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | Ioh1 | Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | $-10.0^{\text {Note } 2}$ | mA |
|  |  | Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 <br> (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | -90.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | -15.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | -7.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  | -3.0 | mA |
|  | Ioh2 | Per pin for P20 and P21 | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $-0.1^{\text {Note } 2}$ | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note } 3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | -0.2 | mA |

Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the Vod pin to an output pin
2. Do not exceed the total current value.
3. Output current value under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $n \%$ ).

- Total output current of pins $=($ Іон $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and I он $=-90.0 \mathrm{~mA}$
Total output current of pins $=(-90.0 \times 0.7) /(80 \times 0.01) \cong-78.75 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low ${ }^{\text {Note } 1}$ | IoL1 | Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 |  |  |  | $20.0^{\text {Note } 2}$ | mA |
|  |  | Per pin for P60 and P61 |  |  |  | $15.0^{\text {Note } 2}$ | mA |
|  |  | Total of P40 to P47, P130 (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 70.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  | 4.5 | mA |
|  |  | Total of P00 to P07, P10 to P17, <br> P22 to P27, <br> P30 to P35, P50 to P57, P70 to P77, <br> P125 to P127 <br> (When duty $=70 \%{ }^{\text {Note } 3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 90.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  | 10.0 | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note } 3}$ ) |  |  |  | 160.0 | mA |
|  | IoL2 | Per pin for P20 and P21 |  |  |  | $0.4{ }^{\text {Note } 2}$ | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note } 3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 0.8 | mA |

Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin
2. Do not exceed the total current value.
3. Output current value under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ loL $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and $\mathrm{loL}=70.0 \mathrm{~mA}$
Total output current of pins $=(70.0 \times 0.7) /(80 \times 0.01) \cong 61.25 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137 | Normal input buffer | 0.8 VDD |  | Vod | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | P03, P05, P06, P16, P17, P34, P43, <br> P44, P46, P47, P53, P55 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 2.2 |  | VDD | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ | 2.0 |  | Vod | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ | 1.5 |  | VdD | V |
|  | $\mathrm{V}_{\mathbf{1 H} 3}$ | P20, P21 |  | 0.7 VdD |  | Vdo | V |
|  | VIH4 | P60, P61 |  | 0.7 VDD |  | 6.0 | V |
|  | $\mathrm{V}_{\mathrm{IH} 5}$ | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8 VDD |  | VDD | V |
| Input voltage, low | VIL1 | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137 | Normal input buffer | 0 |  | 0.2VDD | V |
|  | VIL2 | P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P20, P21 |  | 0 |  | 0.3 VDD | V |
|  | VIL4 | P60, P61 |  | 0 |  | 0.3 VDD | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 VdD | V |

Caution The maximum value of $\mathrm{V}_{1 \text { н }}$ of pins P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 is Vdd, even in the N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Voh1 | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{H} 1}=-10.0 \mathrm{~mA} \end{aligned}$ | VDD - 1.5 |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OH} 1}=-3.0 \mathrm{~mA} \end{aligned}$ | Vod - 0.7 |  |  | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \text { І }_{\text {он1 }}=-2.0 \mathrm{~mA} \end{aligned}$ | VDD - 0.6 |  |  | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{DH}}=-1.5 \mathrm{~mA} \end{aligned}$ | Vdd - 0.5 |  |  | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & \text { loh } 1=-1.0 \mathrm{~mA} \end{aligned}$ | VDD - 0.5 |  |  | V |
|  | VoH2 | P 20 and P21 | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & \text { Іон } 2=-100 \mu \mathrm{~A} \end{aligned}$ | Vdd - 0.5 |  |  | V |
| Output voltage, low | Vol1 | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=20 \mathrm{~mA} \end{aligned}$ |  |  | 1.3 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.6 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{LL} 1}=1.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=0.6 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V} D<1.8 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{DL} 1}=0.3 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol2 | P20 and P21 | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL2 }=400 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol3 | P 60 and P61 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { lol3 }=15.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.0 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL3 }=5.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { lol3 }=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & \text { loL3 }=2.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD}<1.8 \mathrm{~V}, \\ & \text { loL3 }=1.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILıH1 | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | P20 and P21, RESET | $V_{1}=V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІІнз | $\begin{aligned} & \mathrm{P} 121 \text { to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $V_{1}=V_{D D}$ | In input port mode and when external clock is input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | Resonator connected |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | P00 to P07, P10 to P17, <br> P22 to P27, P30 to P35, <br> P40 to P47, P50 to P57, <br> P70 to P77, P125 to P127, <br> P130, P137 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL2 | P20 and P21, RESET | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILı3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ | In input port mode and when external clock is input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | Resonator connected |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pull-up resistance | Ru1 | P00 to P07, P10 to P17, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}$ | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$ | 10 | 20 | 100 | $k \Omega$ |
|  |  | P22 to P27, P30 to P35, P45 to P47, P50 to P57, P70 to P77, P125 to P127, P130 |  | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD}<2.4 \mathrm{~V}$ | 10 | 30 | 100 | k $\Omega$ |
|  | RU2 | P40 to P44 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}$ |  | 10 | 20 | 100 | $k \Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.3.2 Supply current characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol |  |  | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current ${ }^{\text {Note }}$ 1 | IDD1 | Operating mode | HS (highspeed main) modeNote 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{HOCO}}=48 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{f}_{\mathrm{IH}}=24 \mathrm{MHz}^{\text {Note } 3} \end{aligned}$ | Basic operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.0 |  | mA |
|  |  |  |  |  |  | $V_{d D}=3.0 \mathrm{~V}$ |  | 2.0 |  | mA |
|  |  |  |  |  | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 3.8 | 6.5 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 3.8 | 6.5 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Hoco}}=24 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{f}_{\mathrm{fiH}}=24 \mathrm{MHz}^{\text {Note } 3} \end{aligned}$ | Basic operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 1.7 |  | mA |
|  |  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 1.7 |  | mA |
|  |  |  |  |  | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 3.6 | 6.1 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 3.6 | 6.1 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{HOco}}=16 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{fiHH}^{2}=16 \mathrm{MHz}^{\text {Note } 3} \end{aligned}$ | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 2.7 | 4.7 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 2.7 | 4.7 | mA |
|  |  |  | LS (lowspeed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{fHOCO}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{f}_{\mathrm{IH}}=8 \mathrm{MHz}^{\text {Note } 3} \end{aligned}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.2 | 2.1 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 2.1 | mA |
|  |  |  | LV (lowvoltage main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{Hoco}}=4 \mathrm{MHz}^{\text {Note } 3} \text {, } \\ & \mathrm{fiH}^{3}=4 \mathrm{MHz}^{\text {Note } 3} \end{aligned}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  | HS (highspeed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.0 | 5.1 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 5.2 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.9 | 5.1 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 5.2 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=16 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.5 | 4.4 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.7 | 4.5 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=16 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.5 | 4.4 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.7 | 4.5 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 3.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 3.0 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 3.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 3.0 | mA |
|  |  |  | LS (lowspeed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & f_{M X}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 2.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 2.0 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=2.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 2.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 2.0 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note }} \\ & 4, \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.0 | 5.4 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.3 | 5.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz} \text { Note } \\ & 4, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.0 | 5.4 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.3 | 5.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note }} \\ & 4, \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.1 | 7.1 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.4 | 7.1 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note }} \\ & { }^{4}, \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.3 | 8.7 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.7 | 8.7 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note }} \\ & 4^{4}, \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.7 | 12.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.2 | 12.0 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vod, including the input leakage current flowing when the level of the input pin is fixed to Vdd or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, onchip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
LS (low-speed main) mode: $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz
LV (low-voltage main) mode: $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. froco: High-speed on-chip oscillator clock frequency ( 48 MHz max.)
3. fiн: High-speed on-chip oscillator clock frequency ( 24 MHz max.)
4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
5. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )
(2/2)

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current ${ }^{\text {Note } 1}$ | IDD2 ${ }^{\text {Note }} 2$ | HALT <br> mode | HS (high-speed main) mode $^{\text {Note }}$ 7 | $\begin{aligned} & \text { fносо }=48 \mathrm{MHz}^{\text {Note } 4}, \\ & \mathrm{fiH}^{2}=24 \mathrm{MHz}^{\text {Note } 4} \end{aligned}$ | $V_{D D}=5.0 \mathrm{~V}$ |  | 0.71 | 1.95 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 0.71 | 1.95 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Hoco}}=24 \mathrm{MHz}^{\text {Note } 4}, \\ & \mathrm{f}_{\mathrm{IH}}=24 \mathrm{MHz}^{\text {Note } 4} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.49 | 1.64 | mA |
|  |  |  |  |  | $V_{\text {dd }}=3.0 \mathrm{~V}$ |  | 0.49 | 1.64 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{HOco}}=16 \mathrm{MHz}^{\text {Note } 4}, \\ & \mathrm{f}_{\mathrm{IH}}=16 \mathrm{MHz}^{\text {Note } 4} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.43 | 1.11 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.43 | 1.11 |  |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note }}$ 7 | $\begin{aligned} & \mathrm{f}_{\mathrm{HOCO}}=8 \mathrm{MHz} \text { Note } 4, \\ & \mathrm{f}_{\mathrm{IH}}=8 \mathrm{MHz} \text { Note } 4 \end{aligned}$ | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 280 | 770 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 280 | 770 |  |
|  |  |  | LV (low-voltage main) mode ${ }^{\text {Note } 7}$ | $\begin{aligned} & \text { f носо }=4 \mathrm{MHz}^{\text {Note } 4}, \\ & \mathrm{fiH}_{\mathrm{H}}=4 \mathrm{MHz}^{\text {Note } 4} \end{aligned}$ | $\mathrm{V}_{\text {dD }}=3.0 \mathrm{~V}$ |  | 430 | 700 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 430 | 700 |  |
|  |  |  | HS (high-speed main) mode ${ }^{\text {Note }}$ 7 | $\begin{aligned} & f_{\mathrm{Mx}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 1.42 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.42 |  |
|  |  |  |  | $\begin{aligned} & f_{M x}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.29 | 1.42 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.42 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=16 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.26 | 0.86 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 1.15 |  |
|  |  |  |  | $\begin{aligned} & f_{M X}=16 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.25 | 0.86 | mA |
|  |  |  |  |  | Resonator connection |  | 0.44 | 1.15 |  |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.20 | 0.63 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.71 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{f} M \mathrm{X}=10 \mathrm{MHz}{ }^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 0.63 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.71 |  |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note } 7}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 100 | 560 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 560 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 100 | 560 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 560 |  |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5}, \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.34 | 0.62 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.51 | 0.80 |  |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.38 | 0.62 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.57 | 0.80 |  |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5}, \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.46 | 2.30 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.67 | 2.49 |  |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5}, \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.65 | 4.03 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.91 | 4.22 |  |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5}, \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 1.00 | 8.04 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.31 | 8.23 |  |
|  | Idd3 ${ }^{\text {Note } 6}$ | STOP modeNote 8 | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.18 | 0.52 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.24 | 0.52 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.33 | 2.21 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.53 | 3.94 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 0.93 | 7.95 |  |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vdd, including the input leakage current flowing when the level of the input pin is fixed to Vdd or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, onchip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped.

When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the realtime clock 2 is included. However, not including the current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer.
6. Not including the current flowing into the real-time clock 2 , clock output/buzzer output, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| HS (high-speed main) mode: | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz |
| :--- | :--- |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| LS (low-speed main) mode: | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz |
| LV (low-voltage main) mode: | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz |

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. froco: High-speed on-chip oscillator clock frequency ( 48 MHz max.)
3. fiн: High-speed on-chip oscillator clock frequency ( 24 MHz max.)
4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

