

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## R8C/1A Group, R8C/1B Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0144-0140 Rev.1.40 Dec 08, 2006

## 1. Overview

These MCUs are fabricated using the high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and is packaged in a 20-pin molded-plastic LSSOP, SDIP or a 28-pin plastic molded-HWQFN. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/1B Group has on-chip data flash ROM (1 KB × 2 blocks).

The difference between the R8C/1A Group and R8C/1B Group is only the presence or absence of data flash ROM. Their peripheral functions are the same.

## 1.1 Applications

Electric household appliances, office equipment, housing equipment (sensors, security systems), portable equipment, general industrial equipment, audio equipment, etc.



## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/1A Group and Table 1.2 outlines the Functions and Specifications for R8C/1B Group.

Table 1.1 Functions and Specifications for R8C/1A Group

	Item	Specification		
CPU	Number of fundamental	89 instructions		
	instructions			
	Minimum instruction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
	time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	See Table 1.3 Product Information for R8C/1A Group		
Peripheral	Ports	I/O ports: 13 pins (including LED drive port)		
Functions		Input port: 3 pins		
	LED drive ports	I/O ports: 4 pins		
	Timers	Timer X: 8 bits × 1 channel, timer Z: 8 bits × 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer C: 16 bits × 1 channel		
		(Input capture and output compare circuits)		
	Serial interfaces	1 channel		
		Clock synchronous serial I/O, UART		
		1 channel		
		UART		
	Clock synchronous serial interface	1 channel		
		I <sup>2</sup> C bus Interface <sup>(1)</sup>		
		Clock synchronous serial I/O with chip select (SSU)		
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels		
	Watchdog timer	15 bits × 1 channel (with prescaler)		
	Traismand inno	Reset start selectable, count source protection mode		
	Interrupts	Internal: 11 sources, External: 4 sources, Software: 4 sources,		
		Priority levels: 7 levels		
	Clock generation circuits	2 circuits		
	3 3	Main clock oscillation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has a frequency adjustment		
		function		
	Oscillation stop detection function	Main clock oscillation stop detection function		
	Voltage detection circuit	On-chip		
	Power-on reset circuit	On-chip		
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)		
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
	Current consumption	Typ. 9 mA (VCC = 5.0 V, f(XIN) = 20 MHz, A/D converter stopped)		
		Typ. 5 mA (VCC = 3.0 V, f(XIN) = 10 MHz, A/D converter stopped)		
		Typ. 35 $\mu$ A (VCC = 3.0 V, wait mode, peripheral clock off)		
		Typ. $0.7 \mu A$ (VCC = $3.0 \text{ V}$ , stop mode)		
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V		
l lacir momery	Programming and erasure	100 times		
	endurance			
Operating Ambie		-20 to 85°C		
- poraurig / uribic	isinporatoro	-40 to 85°C (D version)		
		-20 to 105°C (Y version) (2)		
Package		20-pin molded-plastic LSSOP		
i achaye		20-pin molded-plastic SDIP		
		28-pin molded-plastic HWQFN		
		20-pin molueu-piastic rivigi iv		

### NOTE:

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Please contact Renesas Technology sales offices for the Y version.



Functions and Specifications for R8C/1B Group Table 1.2

	Item	Specification				
CPU	Number of fundamental	89 instructions				
	instructions					
	Minimum instruction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)				
	time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)				
	Operating mode	Single-chip				
	Address space	1 Mbyte				
	Memory capacity	See Table 1.4 Product Information for R8C/1B Group				
Peripheral	Ports	I/O ports: 13 pins (including LED drive port)				
Functions		Input port: 3 pins				
	LED drive ports	I/O ports: 4 pins				
	Timers	Timer X: 8 bits × 1 channel, timer Z: 8 bits × 1 channel				
		(Each timer equipped with 8-bit prescaler)				
		Timer C: 16 bits × 1 channel				
		(Input capture and output compare circuits)				
	Serial interfaces	1 channel				
	Certai interraceo	Clock synchronous serial I/O, UART				
		1 channel				
		UART				
	Clock synchronous serial interface					
	Clock Sylicinolous schai interlace	I <sup>2</sup> C bus Interface <sup>(1)</sup>				
	A/D converter	Clock synchronous serial I/O with chip select (SSU)  10-bit A/D converter: 1 circuit, 4 channels				
	Watchdog timer	15 bits × 1 channel (with prescaler)				
	watchdog timer	Reset start selectable, count source protection mode				
	Interrupts	Internal: 11 sources, External: 4 sources, Software: 4 sources,				
	interrupts	Priority levels: 7 levels				
	Clock goneration circuits	2 circuits				
	Clock generation circuits	Main clock generation circuit (with on-chip feedback)				
		resistor)				
		On-chip oscillator (high speed, low speed)				
		High-speed on-chip oscillator has a frequency adjustment				
		function				
	Oscillation stop detection function	Main clock oscillation stop detection function				
	Voltage detection circuit	On-chip				
	Power on reset circuit	On-chip				
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)				
Characteristics	Supply voltage	VCC = 2.7 to 5.5 V (f(XIN) = 20 MHz)				
Onaraciensilos	Current consumption	Typ. 9 mA (VCC = $5.0 \text{ V}$ , f(XIN) = $20 \text{ MHz}$ , A/D converter stopped)				
	Current consumption	Typ. 5 mA (VCC = $3.0 \text{ V}$ , $f(XIN) = 20 \text{ MHz}$ , A/D converter stopped)				
		Typ. 35 $\mu$ A (VCC = 3.0 V, $\mu$ Ain) = 10 MHz, A/D convener stopped)				
		Typ. $0.7 \mu A$ (VCC = $3.0 \text{ V}$ , wait mode, periprieral clock oil)				
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V				
riasii weniory	Programming and erasure	10,000 times (data flash)				
Operating Ambie	endurance	1,000 times (program ROM) -20 to 85°C				
Operating Ambie	nt remperature					
		-40 to 85°C (D version)				
D 1		-20 to 105°C (Y version) (2)				
Package		20-pin molded-plastic LSSOP				
		20-pin molded-plastic SDIP				
		28-pin molded-plastic HWQFN				

## NOTE:

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Please contact Renesas Technology sales offices for the Y version.

## 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

#### 1.4 **Product Information**

Table 1.3 lists Product Information for R8C/1A Group and Table 1.4 lists Product Information for R8C/1B Group.

Table 1.3 **Product Information for R8C/1A Group** 

## **Current of October 2006**

Type No.	ROM Capacity	RAM Capacity	Package Type	Rema	arks
R5F211A1SP	4 Kbytes	384 bytes	PLSP0020JB-A		
R5F211A2SP	8 Kbytes	512 bytes	PLSP0020JB-A		
R5F211A3SP	12 Kbytes	768 bytes	PLSP0020JB-A		
R5F211A4SP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F211A1DSP	4 Kbytes	384 bytes	PLSP0020JB-A	D version	
R5F211A2DSP	8 Kbytes	512 bytes	PLSP0020JB-A		
R5F211A3DSP	12 Kbytes	768 bytes	PLSP0020JB-A		
R5F211A4DSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F211A1DD	4 Kbytes	384 bytes	PRDP0020BA-A		
R5F211A2DD	8 Kbytes	512 bytes	PRDP0020BA-A		
R5F211A3DD	12 Kbytes	768 bytes	PRDP0020BA-A		
R5F211A4DD	16 Kbytes	1 Kbyte	PRDP0020BA-A		
R5F211A2NP	8 Kbytes	512 bytes	PWQN0028KA-B		
R5F211A3NP	12 Kbytes	768 bytes	PWQN0028KA-B		
R5F211A4NP	16 Kbytes	1 Kbyte	PWQN0028KA-B		
R5F211A1XXXSP	4 Kbytes	384 bytes	PLSP0020JB-A	Factory programi	ming product (1)
R5F211A2XXXSP	8 Kbytes	512 bytes	PLSP0020JB-A		
R5F211A3XXXSP	12 Kbytes	768 bytes	PLSP0020JB-A		
R5F211A4XXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F211A1DXXXSP	4 Kbytes	384 bytes	PLSP0020JB-A	D version	
R5F211A2DXXXSP	8 Kbytes	512 bytes	PLSP0020JB-A		
R5F211A3DXXXSP	12 Kbytes	768 bytes	PLSP0020JB-A		
R5F211A4DXXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F211A1XXXDD	4 Kbytes	384 bytes	PRDP0020BA-A	Factory programi	ming product (1)
R5F211A2XXXDD	8 Kbytes	512 bytes	PRDP0020BA-A		
R5F211A3XXXDD	12 Kbytes	768 bytes	PRDP0020BA-A		
R5F211A4XXXDD	16 Kbytes	1 Kbyte	PRDP0020BA-A		
R5F211A2XXXNP	8 Kbytes	512 bytes	PWQN0028KA-B		
R5F211A3XXXNP	12 Kbytes	768 bytes	PWQN0028KA-B		
R5F211A4XXXNP	16 Kbytes	1 Kbyte	PWQN0028KA-B		

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Type Number, Memory Size, and Package of R8C/1A Group

**Product Information for R8C/1B Group** Table 1.4

## **Current of October 2006**

Type No.	ROM Ca	apacity	RAM	Package Type	Remarks
Type No.	Program ROM	Data Flash	Capacity	rackage Type	nemarks
R5F211B1SP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	
R5F211B2SP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	
R5F211B3SP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F211B4SP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F211B1DSP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	D version
R5F211B2DSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	
R5F211B3DSP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F211B4DSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F211B1DD	4 Kbytes	1 Kbyte × 2	384 bytes	PRDP0020BA-A	
R5F211B2DD	8 Kbytes	1 Kbyte × 2	512 bytes	PRDP0020BA-A	
R5F211B3DD	12 Kbytes	1 Kbyte × 2	768 bytes	PRDP0020BA-A	
R5F211B4DD	16 Kbytes	1 Kbyte × 2	1 Kbyte	PRDP0020BA-A	
R5F211B2NP	8 Kbytes	1 Kbyte × 2	512 bytes	PWQN0028KA-B	
R5F211B3NP	12 Kbytes	1 Kbyte × 2	768 bytes	PWQN0028KA-B	
R5F211B4NP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PWQN0028KA-B	
R5F211B1XXXSP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	Factory programming
R5F211B2XXXSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	product (1)
R5F211B3XXXSP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F211B4XXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F211B1DXXXSP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	D version
R5F211B2DXXXSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	
R5F211B3DXXXSP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F211B4DXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F211B1XXXDD	4 Kbytes	1 Kbyte × 2	384 bytes	PRDP0020BA-A	Factory programming
R5F211B2XXXDD	8 Kbytes	1 Kbyte × 2	512 bytes	PRDP0020BA-A	product (1)
R5F211B3XXXDD	12 Kbytes	1 Kbyte × 2	768 bytes	PRDP0020BA-A	
R5F211B4XXXDD	16 Kbytes	1 Kbyte × 2	1 Kbyte	PRDP0020BA-A	
R5F211B2XXXNP	8 Kbytes	1 Kbyte × 2	512 bytes	PWQN0028KA-B	
R5F211B3XXXNP	12 Kbytes	1 Kbyte × 2	768 bytes	PWQN0028KA-B	
R5F211B4XXXNP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PWQN0028KA-B	

## NOTE:

1. The user ROM is programmed before shipment.




Figure 1.3 Type Number, Memory Size, and Package of R8C/1B Group

## 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments for PLSP0020JB-A Package (Top View), Figure 1.5 shows Pin Assignments for PRDP0020BA-A Package (Top View) and Figure 1.6 shows Pin Assignments for PWQN0028KA-B Package (Top View).




Figure 1.4 Pin Assignments for PLSP0020JB-A Package (Top View)




Figure 1.5 Pin Assignments for PRDP0020BA-A Package (Top View)




Figure 1.6 Pin Assignments for PWQN0028KA-B Package (Top View)

## 1.6 Pin Functions

Table 1.5 lists Pin Functions, Table 1.6 lists Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A Packages and Table 1.7 lists Pin Name Information by Pin Number of PWQN0028KA-B Package.

Table 1.5 Pin Functions

Туре	Symbol	I/O Type	Description
Power Supply Input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Power supply for the A/D converter Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Main Clock Input	XIN	I	These pins are provided for main clock generation
Main Clock Output	XOUT	0	circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt	INTO, INT1, INT3	I	INT interrupt input pins
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer X	CNTR0	I/O	Timer X I/O pin
	CNTR0	0	Timer X output pin
Timer Z	TZOUT	0	Timer Z output pin
Timer C	TCIN	I	Timer C input pin
	CMP0_0 to CMP0_2, CMP1_0 to CMP1_2	0	Timer C output pins
Serial Interface	CLK0	I/O	Transfer clock I/O pin
	RXD0, RXD1	I	Serial data input pins
	TXD0, TXD1	0	Serial data output pins
Clock synchronous	SSI00, SSI01	I/O	Data I/O pin.
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select (SSU)	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
I <sup>2</sup> C bus Interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter
A/D Converter	AN8 to AN11	I	Analog input pins to A/D converter
I/O Port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_3 also function as LED drive ports.
Input Port	P4_2, P4_6, P4_7	I	Input-only ports
	· ·_=, · ·_ <del>-</del> ,		par any parta

I: Input

O: Output

I/O: Input and output

Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A Packages Table 1.6

	i	I/O Pin Functions for Peripheral Modules						
				I/O Pin	runctions		/iodules	ı
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C bus Interface	A/D Converter
1		P3_5		CMP1_2		SSCK	SCL	
2		P3_7		CNTR0	TXD1	SSO		
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	ĪNT0		RXD1			
10		P1_7	ĪNT10	CNTR00				
11		P1_6			CLK0	SSI01		
12		P1_5	ĪNT11	CNTR01	RXD0			
13		P1_4			TXD0			
14		P1_3	KI3	TZOUT				AN11
15		P1_2	KI2	CMP0_2				AN10
16	VREF	P4_2						
17		P1_1	KI1	CMP0_1				AN9
18		P1_0	KI0	CMP0_0				AN8
19		P3_3	ĪNT3	TCIN/ CMP1_0		SSI00		
20		P3_4		CMP1_1		SCS	SDA	

Pin Name Information by Pin Number of PWQN0028KA-B Package Table 1.7

			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C bus Interface	A/D Converter
1	NC							
2	XOUT	P4_7						
3	VSS/AVSS							
4	NC							
5	NC							
6	XIN	P4_6						
7	NC							
8	VCC/AVCC							
9	MODE							
10		P4_5	INT0		RXD1			
11		P1_7	INT10	CNTR00				
12		P1_6			CLK0	SSI01		
13		P1_5	INT11	CNTR01	RXD0			
14		P1_4			TXD0			
15	NC							
16		P1_3	KI3	TZOUT				AN11
17		P1_2	KI2	CMP0_2				AN10
18	NC							
19	NC							
20	VREF	P4_2						
21	NC							
22		P1_1	KI1	CMP0_1				AN9
23		P1_0	KI0	CMP0_0				AN8
24		P3_3	ĪNT3	TCIN/CMP1_0		SSI00		
25		P3_4		CMP1_1		SCS	SDA	
26		P3_5		CMP1_2		SSCK	SCL	
27		P3_7		CNTR0	TXD1	SSO		
28	RESET							

#### 2. **Central Processing Unit (CPU)**

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 **CPU Register** 

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer and arithmetic and logic operations. A1 is analogous to A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

## 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

## 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation results in an overflow; otherwise to 0.



## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



#### 3. **Memory**

#### 3.1 R8C/1A Group


Figure 3.1 is a Memory Map of R8C/1A Group. The R8C/1A Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



Internal ROM Internal RAM Part Number Address Address Size Size 0YYYYh 0XXXXh R5F211A4SP, R5F211A4DSP, R5F211A4DD, R5F211A4NP, R5F211A4XXXSP, R5F211A4DXXXSP, R5F211A4XXXDD, 16 Kbytes 0C000h 1 Kbyte 007FFh R5F211A4XXXNP R5F211A3SP, R5F211A3DSP, R5F211A3DD, R5F211A3NP, R5F211A3XXXSP, R5F211A3DXXXSP, R5F211A3XXXDD, 12 Kbytes 0D000h 768 bytes 006FFh R5F211A3XXXNP R5F211A2SP, R5F211A2DSP, R5F211A2DD, R5F211A2NP, R5F211A2XXXSP, R5F211A2DXXXSP, R5F211A2XXXDD, 8 Kbytes 0E000h 512 bytes 005FFh R5F211A2XXXNP R5F211A1SP, R5F211A1DSP, R5F211A1DD, 4 Kbytes 0F000h 384 bytes 0057Fh R5F211A1XXXSP, R5F211A1DXXXSP, R5F211A1XXXDD

Figure 3.1 Memory Map of R8C/1A Group

## **3.2** R8C/1B Group

Figure 3.2 is a Memory Map of R8C/1B Group. The R8C/1B Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



	Internal ROM		Internal RAM	
Part Number	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F211B4SP, R5F211B4DSP, R5F211B4DD, R5F211B4NP,				
R5F211B4XXXSP, R5F211B4DXXXSP, R5F211B4XXXDD,	16 Kbytes	0C000h	1 Kbyte	007FFh
R5F211B4XXXNP				
R5F211B3SP, R5F211B3DSP, R5F211B3DD, R5F211B3NP,				
R5F211B3XXXSP, R5F211B3DXXXSP, R5F211B3XXXDD,	12 Kbytes	0D000h	768 bytes	006FFh
R5F211B3XXXNP				
R5F211B2SP, R5F211B2DSP, R5F211B2DD, R5F211B2NP,				
R5F211B2XXXSP, R5F211B2DXXXSP, R5F211B2XXXDD,	8 Kbytes	0E000h	512 bytes	005FFh
R5F211B2XXXNP				
R5F211B1SP, R5F211B1DSP, R5F211B1DD,	4 Kbytes	0F000h	384 bytes	0057Fh
R5F211B1XXXSP, R5F211B1DXXXSP, R5F211B1XXXDD	+ NDytes	01 00011	JO- Dyles	003/111

Figure 3.2 Memory Map of R8C/1B Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.4 list the special function registers.

Table 4.1 SFR Information (1)<sup>(1)</sup>

A ddrasa	Dogistav	Cumbal	After reget
Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h	Address Match Interrupt Enable Register	AIER	00h
000Ah	Protect Register	PRCR	00h
000Bh	otoot og.oto.		55
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
		WDC	00X11111b
000Fh	Watchdog Timer Control Register		
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h	1		X0h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001Dh	Count Source Protection wode negister	OSFR	0011
	<del></del>	INITAE	001-
001Eh	INT0 Input Filter Select Register	INT0F	00h
001Fh			
0020h	High-Speed On-Chip Oscillator Control Register 0	HRA0	00h
0021h	High-Speed On-Chip Oscillator Control Register 1	HRA1	When shipping
0022h	High-Speed On-Chip Oscillator Control Register 2	HRA2	00h
0023h			
002Ah			
002Bh			
002Ch			
002Ch			
002Eh			
002Fh			
0030h	(5)		
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup>
			01000000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (2)	VW1C	0000X000b <sup>(3)</sup>
003011	voltage Monitor i Gircuit Control Register (2)	V * * * 1 O	
			0100X001b <sup>(4)</sup>
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			

### X: Undefined

#### NOTES:

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
- 3. After hardware reset.
- 4. After power-on reset or voltage monitor 1 reset.
- Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.

SFR Information (2)<sup>(1)</sup> Table 4.2

Address	Register	Symbol	After reset
0040h	·		
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h			
0049h			
004Ah			
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Eh	SSU/IIC Interrupt Control Register <sup>(2)</sup>	SSUAIC/IIC2AIC	XXXXX000b
	Compare 1 Interrupt Control Register		
0050h		CMP1IC	XXXXX000b
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer X Interrupt Control Register	TXIC	XXXXX000b
0057h			
0058h	Timer Z Interrupt Control Register	TZIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XXXXX000b
005Ah	INT3 Interrupt Control Register	INT3IC	XXXXX000b
005Bh	Timer C Interrupt Control Register	TCIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h		-	
0067H			
0069h			
0069h			
006Bh			
006Ch		1	
006Cn		1	
006Dh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h	I	1	
0075h			
0076h			
0076h 0077h			
0076h 0077h 0078h			
0076h 0077h 0078h 0079h			
0076h 0077h 0078h 0079h 007Ah			
0076h 0077h 0078h 0079h 007Ah 007Bh			
0076h 0077h 0078h 0079h 007Ah			
0076h 0077h 0078h 0079h 007Ah 007Bh			
0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch			

## X: Undefined

## NOTES:

- The blank regions are reserved. Do not access locations in these regions.
   Selected by the IICSEL bit in the PMR register.

SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0080h	Timer Z Mode Register	TZMR	00h
0081h			
0082h			
0083h			
0084h	Timer Z Waveform Output Control Register	PUM	00h
0085h	Prescaler Z Register	PREZ	FFh
0086h	Timer Z Secondary Register	TZSC	FFh
0087h	Timer Z Primary Register	TZPR	FFh
0088h			
0089h			
008Ah	Timer Z Output Control Register	TZOC	00h
008Bh	Timer X Mode Register	TXMR	00h
008Ch	Prescaler X Register	PREX	FFh
008Dh	Timer X Register	TX	FFh
008Eh	Timer Count Source Setting Register	TCSS	00h
008Fh			
0090h	Timer C Register	TC	00h
0091h			00h
0092h			
0093h			
0094h			
0095h			
0096h	External Input Enable Register	INTEN	00h
0097h			
0098h	Key Input Enable Register	KIEN	00h
0099h			
009Ah	Timer C Control Register 0	TCC0	00h
009Bh	Timer C Control Register 1	TCC1	00h
009Ch	Capture, Compare 0 Register	TM0	0000h(2)
009Dh			FFFFh(3)
009Eh	Compare 1 Register	TM1	FFh
009Fh	_ · · · · · · · · · · · · · · · · · · ·		FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Generator	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	- Oracle in Education Constitution	00.2	XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	0000000b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A7h	ONTHO RECEIVE Buildi Flegister	COLID	XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Generator	U1BRG	XXh
00A3h	UART1 Transmit Buffer Register	U1TB	XXh
00ABh	OARTH Hansinii Buller Hegister	OTTE	XXh
00AGh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ACh	UART1 Transmit/Receive Control Register 1	U1C1	00001000b
00ADII	UART1 Receive Buffer Register	U1RB	XXh
00AEII	OALTH HEGEIVE Duller Hegister	OTTO	XXh
00AFII	UART Transmit/Receive Control Register 2	UCON	00h
00B0fi	O/ATT TRANSMIRTIEGEIVE GUILLUI NEGISLEI Z	OCON	0011
00B1fi	+		
00B2fi			
00B3fi			
00B4fi			
00B5h			
		880BH /100B4	00b
00B7h		SSCRH / ICCR1	00h
00B7h 00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(4)</sup>		01111101b
00B7h 00B8h 00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup>	SSCRL / ICCR2	
00B7h 00B8h 00B9h 00BAh	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup> SS Mode Register / IIC bus Mode Register <sup>(4)</sup>	SSMR / ICMR	00011000b
00B7h 00B8h 00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup>		
00B7h 00B8h 00B9h 00BAh	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup> SS Mode Register / IIC bus Mode Register <sup>(4)</sup> SS Enable Register / IIC bus Interrupt Enable Register <sup>(4)</sup>	SSMR / ICMR	00011000b
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup> SS Mode Register / IIC bus Mode Register <sup>(4)</sup> SS Enable Register / IIC bus Interrupt Enable Register <sup>(4)</sup> SS Status Register / IIC bus Status Register <sup>(4)</sup>	SSMR / ICMR SSER / ICIER	00011000b 00h
00B7h 00B8h 00B9h 00BAh 00BBh	SS Control Register L / IIC bus Control Register 2 <sup>(4)</sup> SS Mode Register / IIC bus Mode Register <sup>(4)</sup> SS Enable Register / IIC bus Interrupt Enable Register <sup>(4)</sup>	SSMR/ICMR SSER/ICIER SSSR/ICSR	00011000b 00h 00h / 0000X000b

## X: Undefined

## NOTES:

- The blank regions are reserved. Do not access locations in these regions.
   In input capture mode.
- 3. In output compare mode.
- 4. Selected by the IICSEL bit in the PMR register.



SFR Information (4)<sup>(1)</sup> Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h 00C4h			
00C4H			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh 00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h 00D4h	A/D Control Register 2	ADCON2	00h
00D4H	AD CONTROL LEGISTER 2	ADOONE	0011
00D6h	A/D Control Register 0	ADCON0	00000XXXb
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh 00DBh			
00DBn			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	XXh
00E2h 00E3h	Port P1 Direction Register	PD1	00h
00E4h	TOTET Direction negister	1 01	0011
00E5h	Port P3 Register	P3	XXh
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h 00E9h	Port P4 Register	P4	XXh
00E9fi	Port P4 Direction Register	PD4	00h
00EBh	1 Ott 1 4 Bill Collott Hogister	1 54	0011
00ECh			
00EDh			
00EEh			
00EFh			
00F0h 00F1h			
00F1f1			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h 00F8h	Port Mode Register	PMR	00h
00F9h	TOTE WINDE TREGISTER	I IVIT	0011
00FAh			
00FBh			
00FCh	Pull-Up Control Register 0	PUR0	00XX0000b
00FDh	Pull-Up Control Register 1	PUR1	XXXXXX0Xb
00FEh	Port P1 Drive Capacity Control Register	DRR	00h
00FFh	Timer C Output Control Register	TCOUT	00h
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h	, ,		
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h		51.150	
01B7h	Flash Memory Control Register 0	FMR0	00000001b
0FFFFh	Optional Function Select Register	OFS	1 (2)
VI FFII	Optional Function Select Register	OI 3	(2)

#### X: Undefined NOTES:

- Blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
   The OFS register cannot be changed by a user program. Use a flash programmer to write to it.