imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<u>http://www.renesas.com</u>)

Send any inquiries to <u>http://www.renesas.com/inquiry</u>.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

R8C/2A Group, R8C/2B Group RENESAS MCU

1. Overview

1.1 Features

The R8C/2A Group and R8C/2B Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2B Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2A Group and R8C/2B Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2A Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2B Group.

| ltem | Function | Specification |
|---------------|--------------------|---|
| CPU | Central processing | R8C/Tiny series core |
| | unit | Number of fundamental instructions: 89 |
| | | Minimum instruction execution time: |
| | | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) |
| | | 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) |
| | | 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) |
| | | • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits |
| | | • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits \rightarrow 32 bits |
| | | Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.5 Product List for R8C/2A Group. |
| Power Supply | Voltage detection | Power-on reset |
| Voltage | circuit | Voltage detection 2 |
| Detection | | |
| I/O Ports | Programmable I/O | Input-only: 2 pins |
| | ports | CMOS I/O ports: 55, selectable pull-up resistor |
| | | High current drive ports: 8 |
| Clock | Clock generation | 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), |
| | circuits | On-chip oscillator (high-speed, low-speed) |
| | | (high-speed on-chip oscillator has a frequency adjustment function), |
| | | XCIN clock oscillation circuit (32 kHz) |
| | | Oscillation stop detection: XIN clock oscillation stop detection function |
| | | Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 |
| | | Low power consumption modes: |
| | | Standard operating mode (high-speed clock, low-speed clock, high-speed |
| | | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| | | Real-time clock (timer RE) |
| Interrupts | | External: 5 sources, Internal: 23 sources, Software: 4 sources |
| | | Priority levels: 7 levels |
| Watchdog Time | er | 15 bits × 1 (with prescaler), reset start selectable |
| Timer | Timer RA | 8 bits × 1 (with 8-bit prescaler) |
| | | nimer mode (period limer), pulse output mode (output level inverted every |
| | | period), event counter mode, pulse width measurement mode, pulse period |
| | Time a # DD | measurement mode |
| | Timer RB | 8 Dils × 1 (Will 8-bil prescaler) Timer mode (period timer), programmable waveform generation mode (PWM) |
| | | output) programmable one-shot generation mode, programmable wait one- |
| | | shot deperation mode |
| | Timer BC | 16 hits 1 (with 4 canture/compare registers) |
| | | Timer mode (input capture function, output compare function). PWM mode |
| | | (output 3 pins), PWM2 mode (PWM output pin) |
| | Timer RD | 16 bits × 2 (with 4 capture/compare registers) |
| | - | Timer mode (input capture function, output compare function), PWM mode |
| | | (output 6 pins), reset synchronous PWM mode (output three-phase |
| | | waveforms (6 pins), sawtooth wave modulation), complementary PWM mode |
| | | (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 |
| | | mode (PWM output 2 pins with fixed period) |
| | Timer RE | 8 bits × 1 |
| | | |
| | | Real-time clock mode (count seconds, minutes, hours, days of week), output |
| | T | Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode |

| Tabladd | 0 | 1 DOO/0A | O | 4 |
|---------|----------------|------------|----------|-----|
| | Specifications | TOT ROU/2A | Group | (1) |

| Item | Function | Specification |
|-------------------------------------|----------------------|--|
| Serial | UART0, UART1, | Clock synchronous serial I/O/UART × 3 |
| Interface | UART2 | |
| Clock Synchro | nous Serial I/O with | 1 (shared with I ² C-bus) |
| Chip Select (S | SU) | |
| I ² C bus ⁽¹⁾ | | 1 (shared with SSU) |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function |
| D/A Converter | | 8-bit resolution × 2 circuits |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 to 5.5 V |
| | | Programming and erasure endurance: 100 times |
| | | Program security: ROM code protect, ID code check |
| | | Debug functions: On-chip debug, on-board flash rewrite function |
| Operating Free | quency/Supply | f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) |
| Voltage | | t(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) |
| Current concur | motion | $I(\Lambda IN) = 5 NIEZ (VOC = 2.2 (0.5.5 V)$ 12 mA (VCC = 5.0 V f(XIN) = 20 MHz) |
| Current consul | прион | 12 mA (VCC = 3.0 V, 1(XIN) = 20 mHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) |
| | | 2.1 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) |
| | | $0.65 \ \mu\text{A}$ (VCC = 3.0 V, stop mode) |
| Operating Amb | pient Temperature | -20 to 85°C (N version) |
| | | -40 to 85°C (D version) ⁽²⁾ |
| | | -20 to 105°C (Y version) ⁽³⁾ |
| Package | | 64-pin LQFP |
| | | Package code: PLQP0064KB-A (previous code: 64P6Q-A) |
| | | Package code: PLQP0064GA-A (previous code: 64P6U-A) |
| | | 64-pin FLGA |
| | | Package code: PTLG0064JA-A (previous code: 64F0G) |

Table 1.2 Specifications for R8C/2A Group (2)

NOTES:

I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.



| Item | Function | Specification |
|--------------|--------------------|---|
| CPU | Central processing | R8C/Tiny series core |
| | unit | Number of fundamental instructions: 89 |
| | | Minimum instruction execution time: |
| | | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) |
| | | 100 ns (f(XIN) = 10 MHz VCC = 2.7 to 5.5 V) |
| | | 200 ns (f(X N) = 5 MHz / CC = 2.2 to 5.5 V) |
| | | Multiplior: 16 bite 16 bite 22 bite |
| | | • Multiplier. To bits \times To bits \rightarrow 32 bits Multiply approximate instructions 16 bits = 16 bits = 20 bits = 20 bits |
| | | • Multiply-accumulate instruction: To bits \times To bits \pm 32 bits \rightarrow 32 bits |
| | 5014 5414 | Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.6 Product List for R8C/2B Group. |
| Power Supply | Voltage detection | Power-on reset |
| Voltage | circuit | Voltage detection 2 |
| Detection | | |
| I/O Ports | Programmable I/O | Input-only: 2 pins |
| | ports | CMOS I/O ports: 55, selectable pull-up resistor |
| | P | High current drive ports: 8 |
| Clock | Clock generation | 3 circuits: XIN clock oscillation circuit (with on-chin feedback resistor) |
| Olock | oirouito | On abin appillator (high apped low apped) |
| | circuits | (high anged on chin agaillater has a fragmaney adjustment function) |
| | | (high-speed on-chip oscillator has a frequency adjustment function), |
| | | XUIN CIOCK OSCIIIATION CIRCUIT (32 KHZ) |
| | | Oscillation stop detection: XIN clock oscillation stop detection function |
| | | Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 |
| | | Low power consumption modes: |
| | | Standard operating mode (high-speed clock, low-speed clock, high-speed |
| | | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| | | Real-time clock (timer RE) |
| Interrupts | | External: 5 sources, Internal: 23 sources, Software: 4 sources |
| | | Priority levels: 7 levels |
| Watchdog Tim | er | 15 bits × 1 (with prescaler), reset start selectable |
| Timer | Timer RA | 8 bits × 1 (with 8-bit prescaler) |
| | | Timer mode (period timer), pulse output mode (output level inverted every |
| | | period), event counter mode, pulse width measurement mode, pulse period |
| | | measurement mode |
| | Timer BB | 8 hits x 1 (with 8-hit prescaler) |
| | | Timer mode (period timer), programmable waveform generation mode (PWM |
| | | output), programmable one-shot generation mode, programmable wait one- |
| | | shot generation mode |
| | Timer BC | 16 bits v 1 (with 4 canture/compare registers) |
| | | Timer mode (input capture function, output compare function) PWM mode |
| | | (output 3 pins) PWM2 mode (PWM output pin) |
| | Timer BD | 16 bits x 2 (with 4 canture/compare registers) |
| | | Timer mode (input capture function, output compare function) PWM mode |
| | | (output 6 pins), reset synchronous PWM mode (output three-phase |
| | | waveforms (6 nins), sawtooth wave modulation), complementary DMM mode |
| | | (output three phase waveforms (6 pine), triangular wave modulation), complementary FWW mode |
| | | (output three-phase wavelonns (o phils), thangular wave modulation), PWM3 |
| | <u> </u> | mode (PWW output 2 pins with fixed period) |
| | Limer RE | 8 Dits × 1 |
| | | Heal-ume clock mode (count seconds, minutes, nours, days of week), output |
| | | compare mode |
| | Limer RF | 16 bits \times 1 (with capture/compare register pin and compare register pin) |
| | | Input capture mode, output compare mode |

Table 1.3Specifications for R8C/2B Group (1)

| ltem | Function | Specification | | | | |
|-------------------------------------|----------------------|---|--|--|--|--|
| Serial | UART0, UART1, | Clock synchronous serial I/O/UART × 3 | | | | |
| Interface | UART2 | | | | | |
| Clock Synchro | nous Serial I/O with | 1 (shared with I ² C-bus) | | | | |
| Chip Select (S | SU) | | | | | |
| I ² C bus ⁽¹⁾ | | 1 (shared with SSU) | | | | |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) | | | | |
| A/D Converter | | 10-bit resolution × 12 channels, includes sample and hold function | | | | |
| D/A Converter | | 8-bit resolution × 2 circuits | | | | |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 to 5.5 V | | | | |
| | | Programming and erasure endurance: 10,000 times (data flash) | | | | |
| | | 1,000 times (program ROM) | | | | |
| | | Program security: ROM code protect, ID code check | | | | |
| | | Debug functions: On-chip debug, on-board flash rewrite function | | | | |
| Operating Free | juency/Supply | f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) | | | | |
| Voltage | | T(XIN) = 10 MHZ (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) | | | | |
| Current consu | motion | $12 \text{ m} \Delta (VCC - 5.0 \text{ V f}(XIN) = 20 \text{ MHz})$ | | | | |
| ourient condu | nption | 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) | | | | |
| | | 2.1 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) | | | | |
| | <u> </u> | 0.65 μA (VCC = 3.0 V, stop mode) | | | | |
| Operating Amb | pient Temperature | -20 to 85°C (N version) | | | | |
| | | $ -40 \text{ to } 85^{\circ}\text{C} (D \text{ version})^{(2)}$ | | | | |
| Dealeana | | -20 to 105°C (Y version)(3) | | | | |
| Раскаде | | 64-pin LQFP | | | | |
| | | • Package code: PLQP0064KB-A (previous code: 64P6Q-A) | | | | |
| | | • Package code: PLQP0064GA-A (previous code: 64P6U-A) | | | | |
| | | 64-pin FLGA | | | | |
| | | Package code: PTLG0064JA-A (previous code: 64F0G) | | | | |

Table 1.4 Specifications for R8C/2B Group (2)

NOTES:

I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Specify the D version if D version functions are to be used.
 Please contact Renesas Technology sales offices for the Y version.



Current of Nov. 2007

1.2 Product List

Table 1.5 lists Product List for R8C/2A Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2A Group, Table 1.6 lists Product List for R8C/2B Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2B Group.

| Part No. | ROM Capacity | RAM Capacity Package Type | | Remarks | |
|-----------------|--------------|---------------------------|--------------|-----------|------------------------|
| R5F212A7SNFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | N version | |
| R5F212A7SNFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212A7SNLG | 48 Kbytes | 2.5 Kbytes | PTLG0064JA-A | | |
| R5F212A8SNFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | |
| R5F212A8SNFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | |
| R5F212A8SNLG | 64 Kbytes | 3 Kbytes | PLTG0064JA-A | | |
| R5F212AASNFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | |
| R5F212AASNFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | |
| R5F212AASNLG | 96 Kbytes | 7 Kbytes | PLTG0064JA-A | | |
| R5F212ACSNFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212ACSNFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212ACSNLG | 128 Kbytes | 7.5 Kbytes | PLTG0064JA-A | | |
| R5F212A7SDFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | D version | |
| R5F212A7SDFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212A8SDFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | |
| R5F212A8SDFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | |
| R5F212AASDFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | |
| R5F212AASDFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | |
| R5F212ACSDFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212ACSDFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212A7SNXXXFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | N version | Factory |
| R5F212A7SNXXXFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | programming |
| R5F212A7SNXXXLG | 48 Kbytes | 2.5 Kbytes | PTLG0064JA-A | | product ⁽¹⁾ |
| R5F212A8SNXXXFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | |
| R5F212A8SNXXXFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | |
| R5F212A8SNXXXLG | 64 Kbytes | 3 Kbytes | PLTG0064JA-A | | |
| R5F212AASNXXXFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | |
| R5F212AASNXXXFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | |
| R5F212AASNXXXLG | 96 Kbytes | 7 Kbytes | PLTG0064JA-A | | |
| R5F212ACSNXXXFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212ACSNXXXFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212ACSNXXXLG | 128 Kbytes | 7.5 Kbytes | PLTG0064JA-A | | |
| R5F212A7SDXXXFP | 48 Kbytes | 2.5 Kbytes | PLQP0064KB-A | D version | |
| R5F212A7SDXXXFA | 48 Kbytes | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212A8SDXXXFP | 64 Kbytes | 3 Kbytes | PLQP0064KB-A | | |
| R5F212A8SDXXXFA | 64 Kbytes | 3 Kbytes | PLQP0064GA-A | | |
| R5F212AASDXXXFP | 96 Kbytes | 7 Kbytes | PLQP0064KB-A | | |
| R5F212AASDXXXFA | 96 Kbytes | 7 Kbytes | PLQP0064GA-A | | |
| R5F212ACSDXXXFP | 128 Kbytes | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212ACSDXXXFA | 128 Kbytes | 7.5 Kbytes | PLQP0064GA-A | | |

Table 1.5 Product List for R8C/2A Group

NOTE:

1. The user ROM is programmed before shipment.





Figure 1.1 Part Number, Memory Size, and Package of R8C/2A Group



| Dort No. | ROM Capacity | | RAM | | Bomarka | |
|-----------------|--------------|-------------|------------|--------------|-----------|------------------------|
| Part No. | Program ROM | Data flash | Capacity | Package Type | | emarks |
| R5F212B7SNFP | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064KB-A | N version | |
| R5F212B7SNFA | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212B7SNLG | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PTLG0064JA-A | | |
| R5F212B8SNFP | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064KB-A | | |
| R5F212B8SNFA | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064GA-A | | |
| R5F212B8SNLG | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PTLG0064JA-A | | |
| R5F212BASNFP | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064KB-A | | |
| R5F212BASNFA | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064GA-A | | |
| R5F212BASNLG | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PTLG0064JA-A | | |
| R5F212BCSNFP | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212BCSNFA | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212BCSNLG | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PTLG0064JA-A | | |
| R5F212B7SDFP | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064KB-A | D version | |
| R5F212B7SDFA | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212B8SDFP | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064KB-A | | |
| R5F212B8SDFA | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064GA-A | | |
| R5F212BASDFP | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064KB-A | | |
| R5F212BASDFA | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064GA-A | | |
| R5F212BCSDFP | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212BCSDFA | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212B7SNXXXFP | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064KB-A | N version | Factory |
| R5F212B7SNXXXFA | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064GA-A | | programming |
| R5F212B7SNXXXLG | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PTLG0064JA-A | | product ⁽¹⁾ |
| R5F212B8SNXXXFP | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064KB-A | | |
| R5F212B8SNXXXFA | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064GA-A | | |
| R5F212B8SNXXXLG | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PTLG0064JA-A | | |
| R5F212BASNXXXFP | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064KB-A | | |
| R5F212BASNXXXFA | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064GA-A | | |
| R5F212BASNXXXLG | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PTLG0064JA-A | | |
| R5F212BCSNXXXFP | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064KB-A | | |
| R5F212BCSNXXXFA | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064GA-A | | |
| R5F212BCSNXXXLG | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PTLG0064JA-A | | |
| R5F212B7SDXXXFP | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064KB-A | D version | |
| R5F212B7SDXXXFA | 48 Kbytes | 1 Kbyte × 2 | 2.5 Kbytes | PLQP0064GA-A | | |
| R5F212B8SDXXXFP | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064KB-A | | |
| R5F212B8SDXXXFA | 64 Kbytes | 1 Kbyte × 2 | 3 Kbytes | PLQP0064GA-A | 1 | |
| R5F212BASDXXXFP | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064KB-A | 1 | |
| R5F212BASDXXXFA | 96 Kbytes | 1 Kbyte × 2 | 7 Kbytes | PLQP0064GA-A | 1 | |
| R5F212BCSDXXXFP | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064KB-A | 1 | |
| R5F212BCSDXXXFA | 128 Kbytes | 1 Kbyte × 2 | 7.5 Kbytes | PLQP0064GA-A | 1 | |

Current of Nov. 2007

NOTE:

1. The user ROM is programmed before shipment.



Figure 1.2 Part Number, Memory Size, and Package of R8C/2B Group



1.3 **Block Diagram**

Figure 1.3 shows a Block Diagram.





R8C/2A Group, R8C/2B Group

1.4 Pin Assignment

Figure 1.4 shows 64-pin LQFP Package Pin Assignment (Top View). Figure 1.5 shows 64-pin FLGA Package Pin Assignment (Top Perspective View). Tables 1.7 and 1.8 outlines the Pin Name Information by Pin Number.



Figure 1.4 64-pin LQFP Package Pin Assignment (Top View)

Rev.2.10 Nov 26, 2007 Page 12 of 60 **REJ03B0182-0210**

Figure 1.5



64-pin FLGA Package Pin Assignment (Top Perspective View)

Pin assignments (top view)

| Din | | | I/O Pin Functions for of Peripheral Modules | | | | | |
|--------|-------------|----------|---|---------------------------------------|--------------------------------|-----|----------------------|---------------------------------|
| Number | Control Pin | Port | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter |
| 1 | | P3_3 | | | | SSI | | |
| 2 | | P3_4 | | | | SCS | SDA | |
| 3 | MODE | | | | | | | |
| 4 | XCIN | P4_3 | | | | | | |
| 5 | XCOUT | P4_4 | | | | | | |
| 6 | RESET | | | | | | | |
| 7 | XOUT | P4_7 | | | | | | |
| 8 | VSS/AVSS | | | | | | | |
| 9 | XIN | P4_6 | | | | | | |
| 10 | VCC/AVCC | | | | | | | |
| 11 | | P5_4 | | TRCIOD | | | | |
| 12 | | P5_3 | | TRCIOC | | | | |
| 13 | | P5_2 | | TRCIOB | | | | |
| 14 | | P5_1 | | TRCIOA/TRCTRG | | | | |
| 15 | | P5_0 | | TRCCLK | | | | |
| 16 | | P2_7 | | TRDIOD1 | | | | |
| 17 | | P2_6 | | TRDIOC1 | | | | |
| 18 | | P2_5 | | TRDIOB1 | | | | |
| 19 | | P2_4 | | TRDIOA1 | | | | |
| 20 | | P2_3 | | TRDIOD0 | | | | |
| 21 | | P2_2 | | TRDIOC0 | | | | |
| 22 | | P2_1 | | TRDIOB0 | | | | |
| 23 | | P2_0 | | TRDIOA0/TRDCLK | | | | |
| 24 | | P1_7 | INT1 | TRAIO | | | | |
| 25 | | P1 6 | | | CLK0 | | | |
| 26 | | P1 5 | (INT1) ⁽¹⁾ | (TRAIO) ⁽¹⁾ | RXD0 | | | |
| 27 | | P1_4 | , , | , , , , , , , , , , , , , , , , , , , | TXD0 | | | |
| 28 | | P8 6 | | | | | | |
| 29 | | P8 5 | | TRFO12 | | | | |
| 30 | | P8 4 | | TRFO11 | | | | |
| 31 | | P8 3 | | TRFO10/TRFI | | | | |
| 32 | | P8 2 | | TRFO02 | | | | |
| 33 | | P8_1 | | TRFO01 | | | | |
| 34 | | P8_0 | | TRFO00 | | | | |
| 35 | | P6_0 | | TREO | | | | |
| 36 | | P4_5 | INT0 | INT0 | | | | |
| 37 | | P6_6 | INT2 | | TXD1 | | | |
| 38 | | P6_7 | INT3 | | RXD1 | | | |
| 39 | | P6_5 | | | (CLK1) ^{(1)/} CLK2 | | | |
| 40 | | P6 4 | | | RXD2 | | | |
| 41 | | P6 3 | | | TXD2 | | | |
| 42 | | P3 1 | | TRBO | · ·-= - | | | |
| 43 | | P3 0 | | TRAO | | | | |
| 44 | | P3 6 | (INT1) ⁽¹⁾ | | | | 1 | |
| 45 | | P3 2 | (INT2)(1) | | | | | |
| | | | (1112)(1) | | | | | |

Table 1.7Pin Name Information by Pin Number (1)

NOTE:

1. Can be assigned to the pin in parentheses by a program.

| Din | | | I/O Pin Functions for of Peripheral Modules | | | | | |
|--------------------|----------|-----------|---|---------------------|------|----------------------|---------------------------------|---------|
| Number Control Pin | Port | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter | |
| 46 | | P1_3 | KI3 | | | | | AN11 |
| 47 | | P1_2 | KI2 | | | | | AN10 |
| 48 | | P1_1 | KI1 | | | | | AN9 |
| 49 | | P1_0 | KI0 | | | | | AN8 |
| 50 | | P0_0 | | | | | | AN7 |
| 51 | | P0_1 | | | | | | AN6 |
| 52 | | P0_2 | | | | | | AN5 |
| 53 | | P0_3 | | | | | | AN4 |
| 54 | | P0_4 | | | | | | AN3 |
| 55 | | P6_2 | | | | | | |
| 56 | | P6_1 | | | | | | |
| 57 | | P0_5 | | | CLK1 | | | AN2 |
| 58 | | P0_6 | | | | | | AN1/DA0 |
| 59 | VSS/AVSS | | | | | | | |
| 60 | | P0_7 | | | | | | AN0/DA1 |
| 61 | VREF | | | | | | | |
| 62 | VCC/AVCC | | | | | | | |
| 63 | | P3_7 | | | | SSO | | |
| 64 | | P3_5 | | | | SSCK | SCL | |

Table 1.8Pin Name Information by Pin Number (2)

1.5 **Pin Functions**

Tables 1.9 and 1.10 list Pin Functions.

Table 1.9 Pin Functions (1)

| Item | Pin Name | I/O Type | Description | | | | | |
|------------------------------|---|-----------|--|--|--|--|--|--|
| Power supply input | VCC, VSS | - | Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. | | | | | |
| Analog power supply input | AVCC, AVSS | - | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. | | | | | |
| Reset input | RESET | I | Input "L" on this pin resets the MCU. | | | | | |
| MODE | MODE | I | Connect this pin to VCC via a resistor. | | | | | |
| XIN clock input | XIN | I | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between | | | | | |
| XIN clock output | XOUT | 0 | the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it the XIN pin and leave the XOUT pin open. | | | | | |
| XCIN clock input | XCIN | I | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT | | | | | |
| XCIN clock output | XCOUT | 0 | pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. | | | | | |
| INT interrupt input | INT0 to INT3 | I | INT interrupt input pins. INT0 is timer RD input pin. INT1 is timer RA input pin. | | | | | |
| Key input interrupt | KI0 to KI3 | I | Key input interrupt input pins | | | | | |
| Timer RA | TRAIO | I/O | Timer RA I/O pin | | | | | |
| | TRAO | 0 | Timer RA output pin | | | | | |
| Timer RB | TRBO | 0 | Timer RB output pin | | | | | |
| Timer RC | TRCCLK | I | External clock input pin | | | | | |
| | TRCTRG | I | External trigger input pin | | | | | |
| | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Timer RC I/O pins | | | | | |
| Timer RD | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O | Timer RD I/O pins | | | | | |
| | TRDCLK | I | External clock input pin | | | | | |
| Timer RE | TREO | 0 | Divided clock output pin | | | | | |
| Timer RF | TRFI | I | Timer RF input pin | | | | | |
| | TRFO00 to TRFO02, TRFO10 to TRFO12 | 0 | Timer RF output pins | | | | | |
| Serial interface | CLK0, CLK1, CLK2 | I/O | Transfer clock I/O pins | | | | | |
| | RXD0, RXD1, RXD2 | I | Serial data input pins | | | | | |
| | TXD0, TXD1, TXD2 | 0 | Serial data output pins | | | | | |
| I ² C bus | SCL | I/O | Clock I/O pin | | | | | |
| | SDA | I/O | Data I/O pin | | | | | |
| SSU | SSI | I/O | Data I/O pin | | | | | |
| | SCS | I/O | Chip-select signal I/O pin | | | | | |
| | SSCK | I/O | Clock I/O pin | | | | | |
| | SSO | I/O | Data I/O pin | | | | | |
| Reference voltage input | VREF | Ι | Reference voltage input pin to A/D converter and D/A converter | | | | | |
| I: Input O: Outp | out I/O: Input ar | nd output | | | | | | |

I: Input NOTE: I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.



| Table 1.10 | Pin Functions (2) |
|------------|-------------------|
|------------|-------------------|

| Item | Pin Name | I/O Type | Description |
|---------------|---|----------|--|
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter |
| D/A converter | DA0 to DA1 | 0 | D/A converter output pins |
| I/O port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_5, P5_0 to P5_4, P6_0 to P6_7, P8_0 to P8_6 | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P2_0 to P2_7 also function as LED drive ports. |
| Input port | P4_6, P4_7 | Ι | Input-only ports |

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/2A Group

Figure 3.1 is a Memory Map of R8C/2A Group. The R8C/2A group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





3.2 R8C/2B Group

Figure 3.2 is a Memory Map of R8C/2B Group. The R8C/2B group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers.

| Address | Register | Symbol | After reset |
|---------|--|--------|-------------------------|
| 0000h | | -, | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 0010000b |
| 0008h | Module Operation Enable Register | MSTCR | 00h |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | | | 00h |
| 0016h | | | 00h |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h |
| | | | 1000000b ⁽⁶⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | | | |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | | | |
| 002Ah | | | |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When Shipping |
| | | | |
| 0030h | | | |

Table 4.1 SFR Information (1)⁽¹⁾

| | _ | - | |
|-------|---|------|--------------------------|
| 0030h | | | |
| 0031h | Voltage Detection Register 1 ⁽²⁾ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2 ⁽²⁾ | VCA2 | 00h ⁽³⁾ |
| | | | 0010000b ⁽⁴⁾ |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | Voltage Monitor 1 Circuit Control Register ⁽⁵⁾ | VW1C | 00001000b |
| 0037h | Voltage Monitor 2 Circuit Control Register ⁽⁵⁾ | VW2C | 00h |
| 0038h | Voltage Monitor 0 Circuit Control Register ⁽²⁾ | VW0C | 0000X000b ⁽³⁾ |
| | | | 0100X001b ⁽⁴⁾ |
| 0039h | | | |
| 003Ah | | | |
| | | • | |
| 003Eh | | | |

003Fh

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions. 1.

Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset. 2.

3.

Power-on reset, voltage monitor 0 reset, or the LVD00N bit in the OFS register is set to 0 and hardware reset. 4.

Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3. The CSPROINI bit in the OFS register is set to 0.

5. 6.



| Address | Register | Symbol | After reset |
|---------|--|----------------|---|
| 0040h | | , | |
| 0041h | | | |
| 0042h | | | |
| 0042h | | | |
| 004311 | | | |
| 004411 | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | Timer RD0 Interrupt Control Register | TRD0IC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | | | |
| 004Fh | SSI//IIC Interrupt Control Begister ⁽²⁾ | SSUIC / IICIC | XXXXX000b |
| 0050h | Compare 1 Interrupt Control Begister | CMP1IC | XXXXX000b |
| 0051h | LIABTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0050h | LIARTO Resolve Interrunt Control Register | SORIC | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
| 005211 | UADT1 Trenemit Interrunt Control Desister | | XXXXX000b |
| 005311 | UARTI Transmit interrupt Control Register | 31110 61DIC | XXXXX0000 |
| 005411 | | STRIC | |
| 0055h | IN 12 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | Timer RF Interrupt Control Register | TRFIC | XXXXX000b |
| 005Ch | Compare 0 Interrupt Control Register | CMP0IC | XXXXX000b |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 005Fh | Capture Interrupt Control Register | CAPIC | XXXXX000b |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0004h | | | |
| 00000h | | | |
| 000011 | | | |
| 006711 | | | |
| 00680 | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | | |
| 0072h | | | |
| 0073h | | | |
| 0074h | | | |
| 0075h | | | |
| 0076h | | 1 | |
| 0077h | | 1 | 1 |
| 0078h | | | |
| 0079h | | | |
| 00746 | | | |
| 00786 | | ł | |
| 00705 | | | |
| 00701 | | | |
| | | | |
| 007EN | | | |
| 00/Fh | | 1 | 1 |

SFR Information (2)⁽¹⁾ Table 4.2

X: Undefined

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.