# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Low Power High Performance 2.4 GHz GFSK Transceiver

#### Features

- 2400-2483.5 MHz ISM band operation
- Support 250Kbps, 1Mbps and 2 Mbps air data rate
- Programmable output power
- Tolerate +/- 60ppm 16 MHz crystal
- Variable payload length from 1 to 32bytes
- Automatic packet processing
- 6 data pipes for 1:6 star networks
- 1.9V to 3.6V power supply
- 4-pin SPI interface with maximum 8 MHz clock rate
- 20-pin 4x4mm QFN package

# Applications

- Wireless PC peripherals
- Wireless gamepads
- Wireless audio
- Remote controls
- Home automation
- Toys

# **Block Diagram**



RFM75C

**RFM75** 



#### **RFM75 Block Diagram**

Copyright © 2013

Beken Corporation Page 1 of 30



# **Table of Contents**

1	General Description	3
2	Abbreviations	4
3	Pin Information	5
4	State Control	6
	4.1 State Control Diagram	6
	4.2 Power Down Mode	7
	4.3 Standby-I Mode	7
	4.4 Standby-II Mode	7
	4.5 TX Mode	7
	4.6 RX Mode	8
5	Packet Processing	8
	5.1 Packet Format	8
	5.1.1 Preamble	9
	5.1.2 Address	9
	5.1.3 Packet Control	9
	5.1.4 Payload	. 10
	5.1.5 CRC	. 10
	5.2 Packet Handling	. 10
6	Data and Control Interface	11
	6.1 TX/RX FIFO	11
	6.2 Interrupt	11
	6.3 SPI Interface	12
	6.3.1 SPI Command	. 12
	6.3.2 SPI Timing	. 13
7	Register Map	15
	7.1 Register Bank 0	. 15
	7.2 Register Bank 1	. 21
8	Electrical Specifications	22
9	Typical Application Schematic	23
10	Package and Die Bonding Information	24
	10.1 Package Information	. 24
	10.2 Die Bonding Information	. 25
	10.3 PCB Bonding diagram	. 27
11	1 Order Information	28
12	2 Contact Information	29
13	3 Update History	30



# **1** General Description

RFM75 is a GFSK transceiver operating in the world wide ISM frequency band at 2400-2483.5 MHz. Burst mode transmission and up to 2Mbps air data rate make them suitable for applications requiring ultra low power packet consumption. The embedded processing engines enable their full operation with a very simple MCU as a radio system. Auto re-transmission and auto acknowledge give reliable link without any MCU interference.

RFM75 operates in TDD mode, either as a transmitter or as a receiver.

The RF channel frequency determines the center of the channel used by RFM75. The frequency is set by the RF\_CH register in register bank 0 according to the following formula:  $F0= 2400 + RF_CH$  (MHz). The

resolution of the RF channel frequency is 1MHz.

A transmitter and a receiver must be programmed with the same RF channel frequency to be able to communicate with each other.

The output power of RFM75 is set by the RF\_PWR bits in the RF\_SETUP register.

Demodulation is done with embedded data slicer and bit recovery logic. The air data rate can be programmed to 250Kbps, 1Mbps or 2Mbps by RF\_DR\_HIGH and RF\_DR\_LOW register. A transmitter and a receiver must be programmed with the same setting.

In the following chapters, all registers are in register bank 0 except with explicit claim.



Figure 1 RFM75 Chip Block Diagram



# **RFM75 V1.0**

# **2** Abbreviations

ACK	Acknowledgement
ARC	Auto Retransmission Count
ARD	Auto Retransmission Delay
CD	Carrier Detection
CE	Chip Enable
CRC	Cyclic Redundancy Check
CSN	Chip Select Not
DPL	Dynamic Payload Length
FIFO	First-In-First-Out
GFSK	Gaussian Frequency Shift Keying
GHz	Gigahertz
LNA	Low Noise Amplifier
IRQ	Interrupt Request
ISM	Industrial-Scientific-Medical
LSB	Least Significant Bit
MAX_RT	Maximum Retransmit
Mbps	Megabit per second
MCU	Microcontroller Unit
MHz	Megahertz
MISO	Master In Slave Out
MOSI	Master Out Slave In
MSB	Most Significant Bit
PA	Power Amplifier
PID	Packet Identity Bits
PLD	Payload
PRX	Primary RX
PTX	Primary TX
PWD_DWN	Power Down
PWD_UP	Power Up
RF_CH	Radio Frequency Channel
RSSI	Received Signal Strength Indicator
RX	Receive
RX_DR	Receive Data Ready
SCK	SPI Clock
SPI	Serial Peripheral Interface
TDD	Time Division Duplex
TX	Transmit
TX_DS	Transmit Data Sent
XTAL	Crystal



# **3** Pin Information





Name	Pin Function	Description
GND	Ground	Ground (0 V)
VDD	Power	Power Supply (1.9 V to 3.6 V DC)
CE	Digital Input	Chip Enable Activates RX or TX mode
CSN	Digital Input	SPI Chip Select, Active low
SCK	Digital Input	SPI Clock
MOSI	Digital Input	SPI Slave Data Input
MISO	Digital Output	SPI Slave Data Output with tri-state option
IRQ	Digital Output	Maskable interrupt pin, Active low

## Table 1 RFM75C/RFM75 pin functions



# 4 State Control

#### 4.1 State Control Diagram

- Pin signal: VDD, CE
- SPI register: PWR\_UP, PRIM\_RX, EN\_AA, NO\_ACK, ARC, ARD
- System information: Time out, ACK received, ARD elapsed, ARC\_CNT, TX FIFO empty, ACK packet transmitted, Packet received

RFM75 has built-in state machines that control the state transition between different modes.

When auto acknowledge feature is disabled, state transition will be fully controlled by MCU.



Figure 3 PTX (PRIM\_RX=0) state control diagram





Figure 4 PRX (PRIM\_RX=1) state control diagram

#### 4.2 Power Down Mode

In power down mode RFM75 is in sleep mode with minimal current consumption. SPI interface is still active in this mode, and all register values are available by SPI. Power down mode is entered by setting the PWR\_UP bit in the CONFIG register to low.

#### 4.3 Standby-I Mode

By setting the PWR\_UP bit in the CONFIG register to 1 and de-asserting CE to 0, the device enters standby-I mode. Standby-I mode is used to minimize average current consumption while maintaining short start-up time. In this mode, part of the crystal oscillator is active. This is also the mode which the RFM75 returns to from TX or RX mode when CE is set low.

#### 4.4 Standby-II Mode

In standby-II mode more clock buffers are active than in standby-I mode and much more current is used. Standby-II occurs when CE is held high on a PTX device with empty TX FIFO. If a new packet is uploaded to the TX FIFO in this mode, the device will automatically enter TX mode and the packet is transmitted.

#### 4.5 TX Mode

#### ■ PTX device (PRIM\_RX=0)

The TX mode is an active mode where the PTX device transmits a packet. To enter this mode from power down mode, the PTX device must have the PWR\_UP bit set high, PRIM\_RX bit set low, a payload in the TX FIFO, and a high pulse on the CE for more than  $10\mu s$ .





The PTX device stays in TX mode until it finishes transmitting the current packet. If CE = 0 it returns to standby-I mode. If CE = 1, the next action is determined by the status of the TX FIFO. If the TX FIFO is not empty the PTX device remains in TX mode, transmitting the next packet. If the TX FIFO is empty the PTX device goes into standby-II mode. It is important to never stay in TX mode for more than 4ms at one time.

If the auto retransmit is enabled (EN\_AA=1) and auto acknowledge is required (NO\_ACK=0), the PTX device will enter TX mode from standby-I mode when ARD elapsed and number of retried is less than ARC.

■ PRX device (PRIM\_RX=1)

The PRX device will enter TX mode from RX mode only when EN\_AA=1 and NO\_ACK=0 in received packet to transmit acknowledge packet with pending payload in TX FIFO.

#### 4.6 RX Mode

■ PRX device (PRIM\_RX=1)

The RX mode is an active mode where the RFM75 radio is configured to be a receiver. To enter this mode from standby-I mode, the PRX device must have the PWR\_UP bit set

high, PRIM\_RX bit set high and the CE pin set high. Or PRX device can enter this mode from TX mode after transmitting an acknowledge packet when EN\_AA=1 and NO\_ACK=0 in received packet.

In this mode the receiver demodulates the signals from the RF channel, constantly presenting the demodulated data to the packet processing engine. The packet processing engine continuously searches for a valid packet. If a valid packet is found (by a matching address and a valid CRC) the payload of the packet is presented in a vacant slot in the RX FIFO. If the RX FIFO is full, the received packet is discarded.

The PRX device remains in RX mode until the MCU configures it to standby-I mode or power down mode.

In RX mode a carrier detection (CD) signal is available. The CD is set to high when a RF signal is detected inside the receiving frequency channel. The internal CD signal is filtered before presented to CD register. The RF signal must be present for at least 128  $\mu$ s before the CD is set high.

 $\blacksquare PTX device (PRIM_RX=0)$ 

The PTX device will enter RX mode from TX mode only when EN\_AA=1 and NO\_ACK=0 to receive acknowledge packet.

## **5** Packet Processing

#### 5.1 Packet Format

The packet format has a preamble, address, packet control, payload and CRC field.







#### 5.1.1 Preamble

The preamble is a bit sequence used to detect 0 and 1 levels in the receiver. The preamble is one byte long and is either 01010101 or 10101010. If the first bit in the address is 1 the preamble is automatically set to 10101010 and if the first bit is 0 the preamble is automatically set to 01010101. This is done to ensure there are enough transitions in the preamble to stabilize the receiver.

#### 5.1.2 Address

This is the address for the receiver. An address ensures that the packet is detected by the target receiver. The address field can be configured to be 3, 4, or 5 bytes long by the AW register.

The PRX device can open up to six data pipes to support up to six PTX devices with unique addresses. All six PTX device addresses are searched simultaneously. In PRX side, the data pipes are enabled with the bits in the EN\_RXADDR register. By default only data pipe 0 and 1 are enabled.

Each data pipe address is configured in the RX\_ADDR\_PX registers.

Each pipe can have up to 5 bytes configurable address. Data pipe 0 has a unique 5 byte address. Data pipes 1-5 share the 4 most significant address bytes. The LSB byte must be unique for all 6 pipes.

To ensure that the ACK packet from the PRX is transmitted to the correct PTX, the PRX takes the data pipe address where it received the packet and uses it as the TX address when transmitting the ACK packet.

On the PRX, the RX\_ADDR\_Pn, defined as the pipe address, must be unique. On the PTX the TX\_ADDR must be the same as the RX\_ADDR\_P0 on the PTX, and as the pipe address for the designated pipe on the PRX. No other data pipe can receive data until a complete packet is received by a data pipe that has detected its address. When multiple PTX devices are transmitting to a PRX, the ARD can be used to skew the auto retransmission so that they only block each other once.

#### 5.1.3 Packet Control

When Dynamic Payload Length function is enabled, the packet control field contains a 6 bit payload length field, a 2 bit PID (Packet Identity) field and, a 1 bit NO\_ACK flag.

#### Payload length

The payload length field is only used if the Dynamic Payload Length function is enabled.

#### ■ PID

The 2 bit PID field is used to detect whether the received packet is new or retransmitted. PID prevents the PRX device from presenting the same payload more than once to the MCU. The PID field is incremented at the TX side for each new packet received through the SPI. The PID and CRC fields are used by the PRX device to determine whether a packet is old or new. When several data packets are lost on the link, the PID fields may become equal to the last received PID. If a packet has the same PID as the previous packet, RFM75 compares the CRC sums from both packets. If the CRC sums are also equal, the last received packet is considered a copy of the previously received packet and discarded.

#### ■ NO\_ACK

The NO\_ACK flag is only used when the auto acknowledgement feature is used. Setting the flag high, tells the receiver that the packet is not to be auto acknowledged.

The PTX can set the NO\_ACK flag bit in the Packet Control Field with the command: W\_TX\_PAYLOAD\_NOACK. However, the function must first be enabled in the FEATURE register by setting the



EN\_DYN\_ACK bit. When you use this option, the PTX goes directly to standby-I mode after transmitting the packet and the PRX does not transmit an ACK packet when it receives the packet.

#### 5.1.4 Payload

The payload is the user defined content of the packet. It can be 0 to 32 bytes wide, and it is transmitted on-air as it is uploaded (unmodified) to the device.

The RFM75 provides two alternatives for handling payload lengths, static and dynamic payload length. The static payload length of each of six data pipes can be individually set.

The default alternative is static payload length. With static payload length all packets between a transmitter and a receiver have the same length. Static payload length is set by the RX\_PW\_Px registers. The payload length on the transmitter side is set by the number of bytes clocked into the TX\_FIFO and must equal the value in the RX\_PW\_Px register on the receiver side. Each pipe has its own payload length.

Dynamic Payload Length (DPL) is an alternative to static payload length. DPL enables the transmitter to send packets with variable payload length to the receiver. This means for a system with different payload lengths it is not necessary to scale the packet length to the longest payload.

With DPL feature the RFM75 can decode the payload length of the received packet automatically instead of using the RX\_PW\_Px registers. The MCU can read the length of the received payload by using the command: R\_RX\_PL\_WID.

In order to enable DPL the EN\_DPL bit in the FEATURE register must be set. In RX mode the DYNPD register has to be set. A PTX that transmits to a PRX with DPL enabled must have the DPL\_PO bit in DYNPD set.

#### 5.1.5 CRC

The CRC is the error detection mechanism in the packet. The number of bytes in the CRC is set by the CRCO bit in the CONFIG register. It may be either 1 or 2 bytes and is calculated over the address, Packet Control Field, and Payload.

The polynomial for 1 byte CRC is  $X^8 + X^2 + X + 1$ . Initial value is 0xFF. The polynomial for 2 byte CRC is  $X^{16} + X^{12} + X^{12}$ 

 $X^{5} + 1$ . Initial value is 0xFFFF.

No packet is accepted by receiver side if the CRC fails.

#### 5.2 Packet Handling

RFM75 uses burst mode for payload transmission and receive.

The transmitter fetches payload from TX FIFO, automatically assembles it into packet and transmits the packet in a very short burst period with 1Mbps or 2Mbps air data rate.

After transmission, if the PTX packet has the NO\_ACK flag set, RFM75 sets TX\_DS and gives an active low interrupt IRQ to MCU. If the PTX is ACK packet, the PTX needs receive ACK from the PRX and then asserts the TX\_DS IRQ.

The receiver automatically validates and disassembles received packet, if there is a valid packet within the new payload, it will write the payload into RX FIFO, set RX\_DR and give an active low interrupt IRQ to MCU.

When acknowledge is enabled auto PTX devicewill (EN AA=1), the automatically wait for acknowledge packet after transmission, and re-transmit original packet with the delay of ARD until an acknowledge packet is received or the number of re-transmission exceeds a threshold ARC. If the later one happens, RFM75 will set MAX\_RT and give an active low interrupt



IRQ to MCU. Two packet loss counters (ARC\_CNT and PLOS\_CNT) are incremented each time a packet is lost. The ARC\_CNT counts the number of retransmissions for the current transaction. The PLOS\_CNT counts the total number of retransmissions since the last channel change. ARC\_CNT is reset by initiating a new transaction. PLOS\_CNT is reset by writing to the RF\_CH register. It is possible to use the information in the OBSERVE\_TX register to make an overall assessment of the channel quality.

The PTX device will retransmit if its RX FIFO is full but received ACK frame has payload.

As an alternative for PTX device to auto retransmit it is possible to manually set the RFM75 to retransmit a packet a number of times. This is done by the REUSE\_TX\_PL command.

When auto acknowledge is enabled, the PRX device will automatically check the NO\_ACK field in received packet, and if NO\_ACK=0, it will automatically send an acknowledge packet to PTX device. If EN\_ACK\_PAY is set, and the acknowledge packet can also include pending payload in TX FIFO.

## **6** Data and Control Interface

#### 6.1 TX/RX FIFO

The data FIFOs are used to store payload that is to be transmitted (TX FIFO) or payload that is received and ready to be clocked out (RX FIFO). The FIFO is accessible in both PTX mode and PRX mode.

There are three levels 32 bytes FIFO for both TX and RX, supporting both acknowledge mode or no acknowledge mode with up to six pipes.

- TX three levels, 32 byte FIFO
- RX three levels, 32 byte FIFO

Both FIFOs have a controller and are

accessible through the SPI by using dedicated SPI commands. A TX FIFO in PRX can store payload for ACK packets to three different PTX devices. If the TX FIFO contains more than one payload to a pipe, payloads are handled using the first in first out principle. The TX FIFO in a PRX is blocked if all pending payloads are addressed to pipes where the link to the PTX is lost. In this case, the MCU can flush the TX FIFO by using the FLUSH\_TX command.

The RX FIFO in PRX may contain payload from up to three different PTX devices.

A TX FIFO in PTX can have up to three payloads stored.

The TX FIFO can be written to by three commands, W\_TX\_PAYLOAD and W\_TX\_PAYLOAD\_NO\_ACK in PTX mode and W\_ACK\_PAYLOAD in PRX mode. All three commands give access to the TX\_PLD register.

The RX FIFO can be read by the command R\_RX\_PAYLOAD in both PTX and PRX mode. This command gives access to the RX\_PLD register.

The payload in TX FIFO in a PTX is NOT removed if the MAX\_RT IRQ is asserted.

In the FIFO\_STATUS register it is possible to read if the TX and RX FIFO are full or empty. The TX\_REUSE bit is also available in the FIFO\_STATUS register. TX\_REUSE is set by the SPI command REUSE\_TX\_PL, and is reset by the SPI command: W\_TX\_PAYLOAD or FLUSH TX.

#### 6.2 Interrupt

In RFM75 there is an active low interrupt (IRQ) pin, which is activated when TX\_DS IRQ, RX\_DR IRQ or MAX\_RT IRQ are set high by the state machine in the STATUS register. The IRQ pin resets when MCU writes '1' to the IRQ source bit in the STATUS register. The IRQ mask in the CONFIG



register is used to select the IRQ sources that are allowed to assert the IRQ pin. By setting one of the MASK bits high, the corresponding IRQ source is disabled. By default all IRQ sources are enabled.

The 3 bit pipe information in the STATUS register is updated during the IRQ pin high to low transition. If the STATUS register is read during an IRQ pin high to low transition, the pipe information is unreliable.

#### 6.3 SPI Interface

#### 6.3.1 SPI Command

The SPI commands are shown in Table 3. Every new command must be started by a high to low transition on CSN.

In parallel to the SPI command word applied on the MOSI pin, the STATUS register is shifted serially out on the MISO pin.

The serial shifting SPI commands is in the following format:

- Command word: MSB bit to LSB bit (one byte)>
- Solution State State
- Solution State State

Command name	Command word (binary)	# Data bytes	Operation	
R_REGISTER	000A AAAA	1 to 5 LSB byte first	Read command and status registers. AAAAA = 5 bit Register Map Address	
W_REGISTER	W_REGISTER 001A AAAA 1 to 5 LSB byte first		Write command and status registers. AAAAA = 5 bit Register Map Address Executable in power down or standby modes only.	
R_RX_PAYLOAD	0110 0001	1 to 32 LSB byte first	Read RX-payload: $1 - 32$ bytes. A read operation always starts at byte 0. Payload is deleted from FIFO after it is read. Used in RX mode.	
W_TX_PAYLOAD	1010 0000	1 to 32 LSB byte first	Write TX-payload: 1 – 32 bytes. A write operation always starts at byte 0 used in TX payload.	
FLUSH_TX	1110 0001	0	Flush TX FIFO, used in TX mode	
FLUSH_RX 1110 0010		0	Flush RX FIFO, used in RX mode Should not be executed during transmission of acknowledge, that is, acknowledge package will not be completed.	
REUSE_TX_PL	E_TX_PL 1110 0011 0		Used for a PTX device Reuse last transmitted payload. Packets are repeatedly retransmitted as long as CE is high. TX payload reuse is active until W_TX_PAYLOAD or FLUSH TX is executed. TX payload reuse must not be activated or deactivated during package transmission	



ACTIVATE	0101 0000	1	This write command followed by data 0x73 activates the following features: • R_RX_PL_WID • W_ACK_PAYLOAD • W_TX_PAYLOAD_NOACK A new ACTIVATE command with the same data deactivates them again. This is executable in power down or stand by modes only. The R_RX_PL_WID, W_ACK_PAYLOAD, and W_TX_PAYLOAD_NOACK features registers are initially in a deactivated state; a write has no effect, a read only results in zeros on MISO. To activate these registers, use the ACTIVATE command followed by data 0x73. Then they can be accessed as any other register. Use the same command and data to deactivate the registers again. This write command followed by data 0x53 toggles
			the register bank, and the current register bank number can be read out from REG7 [7]
R_RX_PL_WID	0110 0000		Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO.
W_ACK_PAYLOAD	1010 1PPP	1 to 32 LSB byte first	Used in RX mode. Write Payload to be transmitted together with ACK packet on PIPE PPP. (PPP valid in the range from 000 to 101). Maximum three ACK packet payloads can be pending. Payloads with same PPP are handled using first in - first out principle. Write payload: 1– 32 bytes. A write operation always starts at byte 0.
W_TX_PAYLOAD_NO ACK	1011 0000	1 to 32 LSB byte first	Used in TX mode. Disables AUTOACK on this specific packet.
NOP	1111 1111	0	No Operation. Might be used to read the STATUS register

Table 2 SPI command



Figure 6 SPI timing



Cn: SPI command bit Sn: STATUS register bit Dn: Data Bit (LSB byte to MSB byte, MSB bit in each byte first)

Note: The SPI timing is for bank 0 and register 9 to 14 at bank 1. For register 0 to 8 at bank 1, the byte order is inversed that the MSB byte is R/W before LSB byte.



#### Figure 7 SPI NOP timing diagram

Symbol	Parameters	Min	Max	Units
Tdc	Data to SCK Setup	10		ns
Tdh	SCK to Data Hold	20		ns
Tcsd	CSN to Data Valid		38	ns
Tcd	SCK to Data Valid		55	ns
Tcl	SCK Low Time	40		ns
Tch	SCK High Time	40		ns
Fsck	SCK Frequency	0	8	MHz
Tr,Tf	SCK Rise and Fall		100	ns
Тсс	CSN to SCK Setup	2		ns
Tcch	SCK to CSN Hold	2		ns
Tcwh	CSN Inactive time	50		ns
Tcdz	CSN to Output High Z		38	ns

Table 3 SPI timing parameter



# 7 Register Map

There are two register banks, which can be toggled by SPI command "ACTIVATE" followed with 0x53 byte, and bank status can be read from Bank0\_REG7 [7].

#### 7.1 Register Bank 0

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
00	CONFIG				Configuration Register
	Reserved	7	0	R/W	Only '0' allowed
	MASK_RX_DR	6	0	R/W	Mask interrupt caused by RX_DR 1: Interrupt not reflected on the IRQ pin 0: Reflect RX_DR as active low interrupt on the IRQ pin
	MASK_TX_DS	5	0	R/W	Mask interrupt caused by TX_DS 1: Interrupt not reflected on the IRQ pin 0: Reflect TX_DS as active low interrupt on the IRQ pin
	MASK_MAX_RT	4	0	R/W	Mask interrupt caused by MAX_RT 1: Interrupt not reflected on the IRQ pin 0: Reflect MAX_RT as active low interrupt on the IRQ pin
	EN_CRC	3	1	R/W	Enable CRC. Forced high if one of the bits in the EN_AA is high
	CRCO	2	0	R/W	CRC encoding scheme '0' - 1 byte '1' - 2 bytes
	PWR_UP	1	0	R/W	1: POWER UP, 0: POWER DOWN
	PRIM_RX	0	0	R/W	RX/TX control, 1: PRX, 0: PTX
01	EN_AA				Enable 'Auto Acknowledgment' Function
	Reserved	7:6	00	R/W	Only '00' allowed
	ENAA_P5	5	1	R/W	Enable auto acknowledgement data pipe 5
	ENAA_P4	4	1	R/W	Enable auto acknowledgement data pipe 4
	ENAA_P3	3	1	R/W	Enable auto acknowledgement data pipe 3
	ENAA_P2	2	1	R/W	Enable auto acknowledgement data pipe 2
	ENAA_P1	1	1	R/W	Enable auto acknowledgement data pipe 1
	ENAA_P0	0	1	R/W	Enable auto acknowledgement data pipe 0
02	EN_RXADDR				Enabled RX Addresses
	Reserved	7:6	00	R/W	Only '00' allowed
	ERX_P5	5	0	R/W	Enable data pipe 5.
L	ERX_P4	4	0	R/W	Enable data pipe 4.
	ERX_P3	3	0	R/W	Enable data pipe 3.
	ERX_P2	2	0	R/W	Enable data pipe 2.
	ERX_P1	1	1	R/W	Enable data pipe 1.
	ERX_P0	0	1	R/W	Enable data pipe 0.

E-mail:sales@hoperf.com

website://www.hoperf.com



03	SETUP_AW				Setup of Address Widths
					(common for all data pipes)
	Reserved	7:2	000000	R/W	Only '000000' allowed
	AW	1:0	11	R/W	RX/TX Address field width '00' - Illegal '01' - 3 bytes '10' - 4 bytes '11' - 5 bytes LSB bytes are used if address width is below 5 bytes
04	SETUP_RETR				Setup of Automatic Retransmission
	ARD	7:4	0000	R/W	Auto Retransmission Delay '0000' – Wait 250 us '0001' – Wait 500 us '0010' – Wait 750 us 
	ARC	3:0	0011	R/W	Auto Retransmission Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmission on fail of AA  '1111' – Up to 15 Re-Transmission on fail of AA
05	DE CU				
05	RF_CH		0	D/IV	RF Channel
	Reserved	7	0	R/W	Only '0' allowed
	RF_CH	6:0	0000010	R/W	Sets the frequency channel
06	DE SETUD				PE Satur Pagistar
00	Reserved	7.6	0	R/W	Only '00' allowed
	RF_DR_LOW	5	0	R/W	Set Air Data Rate. See <b>RF_DR_HIGH</b> for
	PLLIOCK	4	0	R/W	Force PLL lock signal. Only used in test
	RF_DR_HIGH	3	1	R/W	Set Air Data Rate. Encoding: RF_DR_LOW, RF_DR_HIGH: '00' – 1Mbps '01' – 2Mbps (default) '10' – 250Kbps '11' – 2Mbps
	RF_PWR[1:0]	2:1	11	R/W	Set RF output power in TX mode RF_PWR[1:0]
	LNA_HCURR	0	1	R/W	Setup LNA gain 0:Low gain(20dB down) 1:High gain
07	STATUS				Status Register (In parallel to the SPI command word applied on the MOSI pin, the STATUS register is shifted serially out on the MISO pin)
	RBANK	7	0	R	Register bank selection states. Switch register bank is done by SPI command "ACTIVATE" followed by 0x53 0: Register bank 0



RX_DR     6     0     R/W     Data Ready RX FIFO interrupt Asserted when new data arrives RX FIFO Write 1 to clear bit.       TX_DS     5     0     R/W     Data Sent TX FIFO interrupt Asserted when packet transmitted on TX. If AUTO ACK is acceived.       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt asserted it must be cleared to enable further communication.       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt write 1 to clear bit.       MAX_P_NO     3:1     111     R     Data pipe number for the payload available for reading from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX FIFO full flag.       TX_FULL     0     0     R     TX FIFO full flag.       Write 1 D Clear bit.     7:4     00000     R     Count lost packets. The counter is overflow protected to 15, and discontinues at mit reset. The counter is reset by writing to RF_CH.       08     OBSERVE_TX     0     0     R     Count lost packets. The counter is overflow protected to 15, and discontinues at max suffices. The counter is reset by writing to RF_CH.       09     CD     7:4     00000     R     Carrier Detect       0A     RX_ADDR_P0     39:0     0xETZFE     R/W     Receive address data pipe 0.5 Bytes maximum length. USB byte is writing for SL bytes from the set when transmitted packets. The counter is reset by writing to RF_CH.       0B     RX_ADDR_P1     39						1: Register bank 1
Asserted when new data arrives RX FIFO           TX_DS         5         0         R/W         Asserted when new data arrives RX FIFO           TX_DS         5         0         R/W         Data Sen TX FIFO interrupt           MAX_RT         4         0         R/W         Asserted when packet transmitted on TX. If AUTO ACK is activated, this bit is set high only when ACK is received.           MAX_RT         4         0         R/W         Maximum number of TX retransmits interrupt           MAX_PT         4         0         R/W         Maximum number of TX retransmits interrupt           RX_P_NO         3:1         111         R         Data pipe Number for the payload available for reading from RX_FIFO 000-10: Data Pipe Number 110: Not used 111: RX FIFO full flag.           TX_FULL         0         0         R         1'TX FIFO full flag.           PLOS_CNT         7:4         0000         R         Count fors packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RE_CH.           0ARC_CNT         3:0         0000         R         Count fors packets. The counter is reset by writing to RE_CH.           0A         RX_ADDR_P0         39:0         0XETE7E         R/W         Receive address data		RX_DR	6	0	R/W	Data Ready RX FIFO interrupt
TX_DS     5     0     R/W     Data Sent TX FIPO interrupt Asserted when packet transmited on TX. If AUTO_ACK is activated, this bit is set high only when ACK is received. Write 1 to clear bit.       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       MAX_P.NO     3:1     111     R     Data pipe number of the payload available for reading from RX_FIFO 000-010: Data Pipe Number 110: Not used 111: RX FIFO Empty       TX_FULL     0     0     R     TX FIFO full flag. 1: TX HFIO ful						Asserted when new data arrives RX FIFO
TX_DS     5     0     R/W     Data Sent TX FIPO interrupt ACK is received.       MAX_RT     4     0     R/W     Data Sent TX FIPO interrupt AUTO, ACK is activated, this bit is set high only when ACK is received.       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication.     Maximum number of TX retransmits interrupt       RX_P.NO     3:1     111     R     Data sent TX FIFO Enapty 00-010: Data Ppe Number 110: Not used 111: RX FIFO Enapty       TX_FULL     0     0     R     TX FIFO full flag.       TX_FULL     0     0     R     Transmit observe register Court lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset when transmission of a new packet starts.       09     CD     0     R       0A     RX_ADDR_P0     39:0     0xC2C2C 2C2C2       R/W     Receive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by STITUP_AW)       0B     RX_ADDR_P1     39:0     0xC2C2C 2C2C2     R/W     Receive address data pipe 1. 0hy LSB						Write 1 to clear bit.
Asserted when packet transmitted on TX.     H AdTO-ACK is activated, this bit is set bigh only when ACK is received.       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       MAX_RT     4     0     R/W     Maximum number of TX retransmits interrupt       RX_P_NO     3:1     111     R     Data pipe number for the payload available for reduination.       RX_P_NO     3:1     111     R     Data pipe number for the payload available for reduing from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX_FIFO Empty       TX_FULL     0     0     R     TX_FIFO full flag.       TX_FUL     0     0     R     Transmit observe register       08     OBSERVE_TX     7.4     00000     R     Count lost packets. The counter is overflow protected to 15, and discontines withing or RF_CH.       09     CD     7.1     00000     R     Count lost packets. The counter is reset by writing to RF_CH.       09     CD     0     0     R     Count lost packets. The counter is reset by strats.       09     CD     0     0     R     Carrier Detect       0A     RX_ADDR_P0     39:0     0xE72FE 7E7E7     R/W     Receive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       0B     RX_ADDR_P1     39:0		TX_DS	5	0	R/W	Data Sent TX FIFO interrupt
Image: Second						Asserted when packet transmitted on TX.
high only when ACK is received. Write 1 to clear bit.           MAX_RT         4         0         R/W         Maimum number of TX retransmits interrupt Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication.           RX_P_NO         3:1         111         R         Data pipe number for the payload available for reducing from RX_FIFO 000-010: Data Pipe Number 110: Not used           TX_FULL         0         0         R         TX FIFO full flag. 1: TX FIFO full flag. 1: TX FIFO full flag.           08         OBSERVE_TX         7:4         0000         R         Transmit observe register           08         OBSERVE_TX         7:4         0000         R         Count lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is overflow protected to 15, and bits on the writing to RF_CH.           09         CD         7:4         00000         R         is reset when transmission of a new packet starts.           09         CD         7:4         00000         R         Carrier Detect           0A         RX_ADDR_P0         39:0         0xETETE 7ETET         R/W         Receive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)           0B         RX_ADDR_P1         39:0						If AUTO_ACK is activated, this bit is set
MAX_RT       4       0       Write 1 to clear bit.         MAX_RT       4       0       R/W       Maximum number of TX retransmits interrupt.         Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication.       Data pipe number of the payload available for reading from RX_FIFO 000-101: Data Pipe number of the payload available for reading from RX_FIFO 000-101: Data Pipe number of the payload available for reading from RX_FIFO 000-101: Data Pipe number of the payload available for reading from RX_FIFO full flag.         TX_FULL       0       0       R       TX FIFO full flag.         VI: TX_FULL       0       0       R       TX FIFO full flag.         08       OBSERVE_TX						high only when ACK is received.
MAX_RT     4     0     RW     Maximum number of TX retransmits interrupt Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication.       RX_P_NO     3:1     1111     R     Data pipe number for the payload variable for reading from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX FIFO full flag. 1: TX FIFO						Write 1 to clear bit.
MAX_RT     4     0     R/W     interrupt write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication.       RX_P_NO     3:1     111     R     Data pipe number for the payload available for reading from RX_FIFO 000-101: Data Pipe number 110: Not used 111: RX_FIFO full flag. 1: TX_FIFO full flag						Maximum number of TX retransmits
Write 1 to clear bit. If MAX_RT is seared it must be cleared to enable further communication.       RX_P_NO     3:1     111     R     Data pipe number for the payload available for reading from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX FIFO Empty       TX_FULL     0     0     R     TX FIFO full 0: Available for the payload available for the payload 110: Not used 111: RX FIFO Empty       08     OBSERVE_TX		MAX_RT	4	0	R/W	interrupt
RX_P_NO     3:1     111     R       RX_P_NO     3:1     111     R       Data pipe number for the payload available for reading from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX FIFO Empty     111: RX FIFO Empty       TX_FULL     0     0     R     TX FIFO full flag. 1:						Write 1 to clear bit. If MAX_RT is
RX_P_NO     3:1     111     R     Data pipe number of the payload available for reading from RX_FIFO 000-101: Data Pipe Number 110: Not used 111: RX FIFO Empty)       TX_FULL     0     0     R     TX FIFO full flag.       08     OBSERVE_TX     -     -     -       08     OBSERVE_TX     -     -     -       09     CDT     7:4     0000     R     Count lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.       09     CD     -     -     -       00A     RX_ADDR_P0     39:0     0xETE7E     R/W     Receive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       00B     RX_ADDR_P1     39:0     0xC22C2C     R/W     Receive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       00     RX_ADDR_P2     7:0     0xC3     R/W     Receive address data pipe 3. Only LSB MS bytes is equal to RX_ADDR_P1[39:8]       00E     RX_ADDR_P3     7:0     0xC4     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       0F     RX_ADDR_P5     7:0     0xC4     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]						asserted it must be cleared to enable
RX_P_NO     3:1     111     R     Data pipe number for reading from RX_FIFO       000-101: Data Pipe Number     110: Not used     111: RX FIFO full flag.     111: RX FIFO full flag.       07     TX_FULL     0     0     R     TX FIFO full flag.       08     OBSERVE_TX     -     -     -       08     OBSERVE_TX     -     -     -       09     CDS_CNT     7:4     0000     R     Count lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.       09     CD     -     -     -       09     CD     0     0     R     Court retransmited packets. The counter is reset by writing to RF_CH.       09     CD     -     -     -     -     -       09     CD     0     0     R     Carrier Detect       00     0     R     Carrier Detect     -       00     0     R/W     Receive address data pipe 1.5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       00     RX_ADDR_P1     39:0     0xC2     2C2C       202     R/W     Receive address data pipe 2. Only LSB MSB is written first. Write the number of bytes defined by SETUP_AW)       00     RX_ADDR_P1     7:0 <td< td=""><td></td><td></td><td></td><td></td><td></td><td>further communication.</td></td<>						further communication.
available for reading from RX_FIFO       000-101: Data Pipe Number       TX_FULL     0       0     0       R     TX FIFO full flag.       1: TX FIFO In flag.       1: TX FIFO In flag.       1: TX FIFO In flag.       08     OBSERVE_TX       PLOS_CNT     7:4       0000     R       Count lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.       ARC_CNT     3:0       00000     R       CD     0       Reserved     7:1       000000     R       CD     0       Reserved     7:1       000000     R       CD     0       Reserved     7:1       000000     R       CD     0       Receive address data pipe 0.5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       0B     RX_ADDR_P1       39:0     0xC2       0C     R       Receive address data pipe 2.5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)       0C     RX_ADDR_P1       0D     0xC2       0D     RX_ADDR_P3       0D     0xC4       R/W		RX_P_NO	3:1	111	R	Data pipe number for the payload
00-101: Data Pipe Number 110: Not used 111: RX FIFO Empty       TX_FULL     0     0     R       TX_FIFO full flag. 1: TX FIFO full f						available for reading from RX_FIFO
Image: Constraint of the second se						000-101: Data Pipe Number
TX_FULL000RTX FIFO full flag. 1: TX FIFO full flag. 1: Tansmit observe register Count for participation flag. 2: And discontinues at max until reset. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.08ORD30:000000RCount retransmitted packets. The counter is reset when transmission of a new packet starts.09CD0RCarrier Detect0ARX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/						110: Not used
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						111: RX FIFO Empty
1: TX FIFO full       0: Available locations in TX FIFO         08       OBSERVE_TX		TX_FULL	0	0	R	TX FIFO full flag.
08OBSERVE_TXTransmit observe register08OBSERVE_TXTransmit observe registerPLOS_CNT7:40000RPLOS_CNT7:40000RARC_CNT3:00000RARC_CNT3:00000RCount lost packets. The counter is reset by writing to RF_CH.ARC_CNT3:00000Reserved7:100000Reserved7:100000CD0RCurrier Detect00ARX_ADDR_P039:00xE7E7E 2C2C2R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC30DRX_ADDR_P37:00xC40ERX_ADDR_P47:00xC50FRX_ADDR_P57:00xC60FRX_ADDR_P57:00xC60KMSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7						1: TX FIFO full
08OBSERVE_TXTransmit observe register08OBSERVE_TXTransmit observe registerPLOS_CNT7:40000RPLOS_CNT7:40000RARC_CNT3:00000RARC_CNT3:00000Rreset when transmitted packets. The counter is reset by writing to RF_CH.Reserved7:100000Reserved7:1000000RCarrier Detect0ARX_ADDR_P039:00BRX_ADDR_P139:00CRX_ADDR_P139:00CRX_ADDR_P27:00CRX_ADDR_P37:00CRX_ADDR_P47:00xC20CRX_ADDR_P40CRX_ADDR_P50CRX_ADDR_P50CRX_ADDR_P47:00xC50XReceive address data pipe 1. Only LSB MSB byte is equal to RX_ADDR_P40FRX_ADDR_P57:00xC60FRX_ADDR_P57:00xC60FRX_ADDR_P57:00xC760XC6R/WReceive address data pipe 5. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E R/W7:00xC6 R/W7:00xC76 R/W7:00xC76 R/W7:00xC76 R/W7:00xC76 R/W7:00xC76 R/W7:00xC6 R/W7:00xC76 R/W						0: Available locations in TX FIFO
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						
PLOS_CNT7:40000RCount lost packets. The counter is overflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.ARC_CNT3:00000RCount retransmitted packets. The counter is reset when transmission of a new packet starts.09CDReserved7:1000000RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RCD00RX_ADDR_P039:00xC2C2C 2C2C2R/WReceive address data pipe 1.5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P139:00xC20DRX_ADDR_P27:00xC30DRX_ADDR_P37:00xC40DRX_ADDR_P47:00xC50FRX_ADDR_P47:00xC60FRX_ADDR_P57:00xC60DReceiv	08	OBSERVE_TX				Transmit observe register
Indest_ENT7.40000Roverflow protected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH.ARC_CNT3:00000RCount retransmitted packets. The counter is reset by starts.09CDRStarts.09CD0RReserved7:1000000RCD00RCD00RRX_ADDR_P039:00xE7E7E 2C2C2R/WRX_ADDR_P139:00xC2C2C 2C2C2R/WRX_ADDR_P27:00xC3R/WReceive address data pipe 1.5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC30DRX_ADDR_P37:00xC40DRX_ADDR_P47:00xC50FRX_ADDR_P57:00xC60FRX_ADDR_P57:00xC60FRX_ADDR39:00xC7E7E7 C10TX_ADDR39:00xC5R/WReceive address data pipe 5. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]		PLOS CNT	7.4	0000	p	Count lost packets. The counter is
at max until reset. The counter is reset by writing to RF_CH.ARC_CNT3:00000RCount retransmitted packets. The counter is reset when transmission of a new packet starts.09CD09CD09CD0R09CD09CD0R01Reserved7:1000000R-02CD00R-03CD00R-04RX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)08RX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7ER/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]		FLOS_CIVI	/.4	0000	к	overflow protected to 15, and discontinues
Image: constraint of the sector of the se						at max until reset. The counter is reset by
ARC_CNT3:00000RCount retransmitted packets. The counter is reset when transmission of a new packet starts.09CD7:100000RReserved7:1000000RCD00RCD00ROARX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/W0CRX_ADDR_P27:00xC3R/W0DRX_ADDR_P37:00xC4R/W0ERX_ADDR_P47:00xC5R/W0FRX_ADDR_P57:00xC6R/W0FRX_ADDR_P57:00xC6R/W10TX_ADDR39:00xE7E7E RR/W10TX_ADDR39:00xC7RR/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC50XR/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7						writing to RF_CH.
ARC_CNT3:00000RCount retransmitted packets. The counter is reset when transmission of a new packet starts.09CD09CD00RCD00R-CD00R-0ARX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1398]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						Count retransmitted packets. The counter
Image: constraint of the sector of the se		ARC_CNT	3:0	0000	R	is reset when transmission of a new packet
09CD $\sim$ $\sim$ 09CD $7:1$ 000000RCD00RCarrier Detect0ARX_ADDR_P0 $39:0$ $0xE7E7E$ $7E7E7R/WReceive address data pipe 0. 5 Bytesmaximum length. (LSB byte is writtenfirst. Write the number of bytes defined bySETUP_AW)0BRX_ADDR_P139:00xC22C2C2C2C2R/WReceive address data pipe 1. 5 Bytesmaximum length. (LSB byte is writtenfirst. Write the number of bytes defined bySETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSBMSB bytes is equal toRX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSBMSB bytes is equal toRX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E7E7E7R/WReceive address data pipe 5. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]$						starts.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
Reserved7:1000000RCD00RCarrier Detect0ARX_ADDR_P039:0 $0xE7E7E$ $TE7E7R/WReceive address data pipe 0. 5 Bytesmaximum length. (LSB byte is writtenfirst. Write the number of bytes defined bySETUP_AW)0BRX_ADDR_P139:00xC2C2C2C2C2R/WReceive address data pipe 1. 5 Bytesmaximum length. (LSB byte is writtenfirst. Write the number of bytes defined bySETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSBMSB bytes is equal toRX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSBMSB bytes is equal toRX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E7E7E7R/WReceive address data pipe 5. Only LSB.MSB bytes is equal toRX_ADDR_P1[39:8]$	09	CD				
CD000RCarrier Detect0ARX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]		Reserved	7:1	000000	R	
OARX_ADDR_P039:0OXE7E7E TE7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)OBRX_ADDR_P139:0OxC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)OCRX_ADDR_P27:0OxC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00XE7E7E 7E7E7R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]		CD	0	0	R	Carrier Detect
0ARX_ADDR_P039:00xE7E7E 7E7E7R/WReceive address data pipe 0. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]						
ONINT_INDET_FODATAONDEDE TETETINTmaximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.	0A	RX ADDR P0	39.0	0xE7E7E	R/W	Receive address data pipe 0. 5 Bytes
OBRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P30DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.	011	101_10011_10	0710	7E7E7	10 11	maximum length. (LSB byte is written
OBRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.				12121		first. Write the number of bytes defined by
0BRX_ADDR_P139:00xC2C2C 2C2C2R/WReceive address data pipe 1. 5 Bytes maximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.						SETUP_AW)
ODININDDR_P139.0ONECCUE 2C2C2INITmaximum length. (LSB byte is written first. Write the number of bytes defined by SETUP_AW)OCRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]ODRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]OERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]OFRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.	0B	RX ADDR P1	39.0	0xC2C2C	R/W	Receive address data pipe 1. 5 Bytes
DefinitionDefinitionDefinition0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.	0D	Int_IDDIt_II	57.0	2C2C2	10 11	maximum length. (LSB byte is written
OCRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.				20202		first. Write the number of bytes defined by
0CRX_ADDR_P27:00xC3R/WReceive address data pipe 2. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.						SETUP_AW)
ODRX_ADDR_P37:00xC4R/WMSB bytes is equal to RX_ADDR_P1[39:8]0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.	0C	RX ADDR P2	7:0	0xC3	R/W	Receive address data pipe 2. Only LSB
ODRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.			7.0	UNCS	10,11	MSB bytes is equal to
0DRX_ADDR_P37:00xC4R/WReceive address data pipe 3. Only LSB MSB bytes is equal to RX_ADDR_P1[39:8]0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.						RX_ADDR_P1[39:8]
MALADR_P1     Model     MSB bytes is equal to RX_ADDR_P1[39:8]       0E     RX_ADDR_P4     7:0     0xC5     R/W     Receive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       0F     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       0F     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.	0D	RX ADDR P3	7:0	0xC4	R/W	Receive address data pipe 3. Only LSB
OE     RX_ADDR_P4     7:0     0xC5     R/W     Receive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       0F     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.				one i		MSB bytes is equal to
0ERX_ADDR_P47:00xC5R/WReceive address data pipe 4. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]0FRX_ADDR_P57:00xC6R/WReceive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]10TX_ADDR39:00xE7E7E 7E7E7R/WTransmit address. Used for a PTX device only.			_		ļ	RX_ADDR_P1[39:8]
Mail     Mail     Mail     MSB bytes is equal to RX_ADDR_P1[39:8]       0F     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.	0E	RX ADDR P4	7:0	0xC5	R/W	Receive address data pipe 4. Only LSB.
OF     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.				unes.		MSB bytes is equal to
0F     RX_ADDR_P5     7:0     0xC6     R/W     Receive address data pipe 5. Only LSB. MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.			-		ļ	KX_ADDR_P1[39:8]
OF     RX_ADDR_P5     7:0     0xC6     R/W     MSB bytes is equal to RX_ADDR_P1[39:8]       10     TX_ADDR     39:0     0xE7E7E 7E7E7     R/W     Transmit address. Used for a PTX device only.	0.5			0.51		Receive address data pipe 5. Only LSB.
10     TX_ADDR     39:0     0xE7E7E     R/W     Transmit address. Used for a PTX device only.	OF	RX_ADDR_P5	7:0	0xC6	R/W	MSB bytes is equal to
10     TX_ADDR     39:0     0xE/E/E     R/W     Transmit address. Used for a PTX device only.	10		20.0	0.0000	D //	KX_ADDR_P1[39:8]
- $/E/E/$ only.	10	TX ADDR	39:0	0xE7E7E	R/W	Transmit address. Used for a PTX device
				/E/E/		only.



					(LSB byte is written first) Set RX_ADDR_P0 equal to this address to handle automatic acknowledge if this is a PTX device
11	RX PW P0				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P0	5:0	000000	R/W	Number of bytes in RX payload in data pipe 0 (1 to 32 bytes). 0: not used 1 = 1 byte  32 = 32 bytes
10	DV DW D1				
12	RA_PW_PI	7.6	00	D/W	0.1.1.1001.11
	RX_PW_P1	5:0	000000	R/W	Number of bytes in RX payload in data         pipe 1 (1 to 32 bytes).         0: not used         1 = 1 byte            32 = 32 bytes
10					
13	RX_PW_P2	7.6	00	D/IV	
	RX_PW_P2	5:0	000000	R/W	Number of bytes in RX payload in data pipe 2 (1 to 32 bytes). 0: not used 1 = 1 byte
14	DY DW D3				32 = 32 bytes
14	RA_FW_FJ Reserved	7.6	00	R/W	Only '00' allowed
	RX_PW_P3	5:0	000000	R/W	Number of bytes in RX payload in data pipe 3 (1 to 32 bytes). 0: not used 1 = 1 byte  32 = 32 bytes
15	RX_PW_P4				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P4	5:0	000000	R/W	Number of bytes in RX payload in data pipe 4 (1 to 32 bytes). 0: not used 1 = 1 byte  32 = 32 bytes
16	RX_PW_P5				
	Reserved	7:6	00	R/W	Only '00' allowed
	RX_PW_P5	5:0	000000	R/W	Number of bytes in RX payload in data pipe 5 (1 to 32 bytes). 0: not used 1 = 1 byte 
					32 = 32 bytes
		1	1	1	



17	FIFO_STATUS				FIFO Status Register
	Reserved	7	0	R/W	Only '0' allowed
	TX_REUSE	6	0		Reuse last transmitted data packet if set high.
				R	long as CE is high. TX_REUSE is set by the SPI command REUSE_TX_PL, and is reset by the SPI command
					W_TX_PAYLOAD or FLUSH TX
	TX_FULL	5	0	R	TX FIFO full flag 1: TX FIFO full; 0: Available locations in TX FIFO
	TX_EMPTY	4	1	R	TX FIFO empty flag. 1: TX FIFO empty 0: Data in TX FIFO
	Reserved	3:2	00	R/W	Only '00' allowed
	RX_FULL	1	0	R	RX FIFO full flag 1: RX FIFO full
				-	0: Available locations in RX FIFO
	RX_EMPTY	0	1	R	1: RX FIFO empty 0: Data in RX FIFO
N/A	ACK_PLD	255:0	Х	W	Written by separate SPI command ACK packet payload to data pipe number PPP given in SPI command Used in RX mode only Maximum three ACK packet payloads can be pending. Payloads with same PPP are handled first in first out.
N/A	TX_PLD	255:0	Х	W	Written by separate SPI command TX data pay-load register 1 - 32 bytes. This register is implemented as a FIFO with three levels.
N/A	RX_PLD	255:0	X	R	Read by separate SPI command RX data payload register. 1 - 32 bytes. This register is implemented as a FIFO with three levels. All RX channels share the same FIFO.
1C	DYNPD	7.6	0	DAV	Enable dynamic payload length
	DPL_P5	5	0	R/W	Enable dynamic payload length data pipe 5. (Requires EN DPL and ENAA P5)
	DPL_P4	4	0	R/W	Enable dynamic payload length data pipe 4. (Requires EN_DPL and ENAA_P4)
	DPL_P3	3	0	R/W	Enable dynamic payload length data pipe 3. (Requires EN DPL and ENAA P3)
	DPL_P2	2	0	R/W	Enable dynamic payload length data pipe 2. (Requires EN_DPL and ENAA P2)
	DPL_P1	1	0	R/W	Enable dynamic payload length data pipe 1. (Requires EN DPL and ENAA P1)
	DPL_P0	0	0	R/W	Enable dynamic payload length data pipe 0.



					(Requires EN_DPL and ENAA_P0)
1D	FEATURE			R/W	Feature Register
	Reserved	7:3	0	R/W	Only '00000' allowed
	EN_DPL	2	0	R/W	Enables Dynamic Payload Length
	EN_ACK_PAY	1	0	R/W	Enables Payload with ACK
	EN DVN ACK	0	0	D/W	Enables the W_TX_PAYLOAD_NOACK
	EN_DIN_ACK	0	0	IX/ W	command
Note: Don	't write reserved	registers	and registe	rs at oth	er addresses in register bank 0
		-	-		-

Table 4 Register Bank 0



#### 7.2 Register Bank 1

Address			Reset							
(Hex)	Mnemonic	Bit	Value	Туре	Description					
00		31:0	0	W	Must write with 0x404B01E2					
01		31:0	0	W	Must write with 0xC04B0000					
02		31:0	0	W	Must write with 0xD0FC8C02					
			0x							
03		31:0	03001200	W	Must write with 0x99003921					
					Must write with					
					1Msps: 0xF996821B					
					2Msps: 0xF99682DB					
					250ksps: 0xF9968ADB					
04		31:0	0	W	For single carrier mode:0xF9968221					
					Must write with					
					1Msps: 0x24060FA6(Disable RSSI)					
					2Msps: 0x 24060FB6(Disable RSSI)					
05		31.0	0	W	250ksps: $0x24060$ FB6(Disable RSSI)					
		0110	0		RSSI measurement:					
					0:Enable					
	RSSI EN	18	0	W	1:Disable					
06	_	31:0	0	W	Reserved					
07		31:0	0	W	Reserved					
					Register bank selection states. Switch					
					register bank is done by SPI command					
					"ACTIVATE" followed by 0x53					
					0: Register bank 0					
	RBANK	7		R	1: Register bank 1					
					BEKEN Chip ID:					
08	Chip ID	31:0	0	R	0x0000063(RFM75)					
09			0		Reserved					
0A			0		Reserved					
OB			0		Reserved					
0.0		21.0	0	***	Please initialize with 0x05731200					
00		31:0	0	W	For 120us mode:0x00/31200					
		26:24	101		PLL Settling time:					
					101:130us					
		0	1		Compatible model					
		9	1		O:Static compatible					
					1:Dynamic compatible					
0D	NEW FEATURE	31.0	0		Please initialize with 0x0080B436					
0E	RAMP	87:0	NA	W	Ramp curve					
		57.0	1.11		Please write with					
					0x FFFFFEF7CF208104082041					
Note: Don't write reserved registers and no definition registers in register bank 1										
TWIC, DOILT WHITE TESTIVEN TEGISTETS AND NO UCHINICON TEGISTETS IN TEGISTET DAIRE T										

Table 5 Register Bank 1





# **8** Electrical Specifications

Name	Parameter (Condition)	Min	Typical	Max	Unit	Comment				
	Operating Condition									
VDD	Voltage	1.9	3.0	3.6	V					
TEMP	Temperature	-40	+27	+85	°C					
	Digital input Pin									
VIH	High level	0.7VDD		VDD+0.7	V					
VIL	Low level	VSS		0.3VDD	V					
	Digital output Pin									
VOH	High level (IOH=-0.25mA)	VDD- 0.3		VDD	V					
VOL	Low level(IOL=0.25mA)	0		0.3	V					
	Normal condition		-							
IVDD	Power Down current		3		uA					
IVDD	Standby-I current		50		uA					
IVDD	Standby-II current		300		uA					
	Normal RF condition									
FOP	Operating frequency	2400		2527	MHz					
FXTAL	Crystal frequency		16		MHz					
RFSK	Air data rate	250		2000	Kbps					
	Transmitter									
PRF	Output power		4		dBm					
PBW	Modulation 20 dB bandwidth(2Mbps)		TBD		MHz					
PBW	Modulation 20 dB bandwidth (1Mbps)		TBD		MHz					
PBW	Modulation 20 dB bandwidth (250Kbps)		TBD		KHz					
IVDD	Current at -25 dBm output power		9.8		mA					
IVDD	Current at -18 dBm output power		10.2		mA					
IVDD	Current at -12 dBm output power		10.8		mA					
IVDD	Current at -7 dBm output power		11.6		mA					
IVDD	Current at -1 dBm output power		13.4		mA					
IVDD	Current at 4 dBm output power		18		mA					
	Receiver									
IVDD	Current (2Mbps)		16.5		mA					
IVDD	Current (1Mbps)		16		mA					
IVDD	Current (250Kbps)		16		mA					
Max Input	1 E-3 BER		10		dBm					
RXSENS	1 E-3 BER sensitivity (2Mbps)		-88		dBm					
RXSENS	1 E-3 BER sensitivity (1Mbps)		-91		dBm					
RXSENS	1 E-3 BER sensitivity (250Kbps)		-96		dBm					

**Table 6 Electrical Specifications** 





# 9 Typical Application Schematic



Figure 8 RFM75 typical application schematic



# **10** Package Information

# Figure 9 RFM75C SMD PACKAGE







# Figure 10 RFM75 SMD PACKAGE



