



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Switch-Mode Single Cell Li-ion Battery Charger with USB OTG

### General Description

The RT9451 integrates a high efficiency USB friendly switch mode charger with On-The-Go (OTG) support for single cell Li-ion and Li-polymer batteries, D+D– detection, and a 50mA LDO regulator into a single chip.

The charger features a synchronous 375kHz PWM controller with integrated power MOSFETs, input current sensing and regulation, Minimum Input Voltage Regulation (MIVR), high accuracy charge current and voltage regulation, and charge termination. It charges the battery in three phases : low current pre-charge, constant current fast charge, and constant voltage trickle charge. The input current is automatically limited to the value set by the host. The charger can be configured to terminate charge based on user-selectable minimum current level and automatically restart the charge cycle if the battery voltage falls below the recharge threshold. A safety timer with reset control provides a safety backup for I<sup>2</sup>C interface. The charger automatically enters sleep mode or high impedance mode when the input supply is removed. The charge status is reported to the host using the I<sup>2</sup>C interface and the STAT pin. The D+D– detection circuit allows automatic detection of a USB wall charger. If a wall charger is detected, the input current limit will automatically increase from 500mA to 975mA.

In OTG mode, the PWM controller boosts the battery voltage to 5V and provides up to 1.6A of current to the USB output. At very light load, the Boost operates in burst mode to optimize efficiency. OTG mode can be enabled either through I<sup>2</sup>C interface or GPIO control.

### Applications

- Mobile Phones and Smart Phones
- MP3 Players
- Handheld Devices

### Ordering Information


RT9451	<input type="checkbox"/>	<input type="checkbox"/>	Package Type QW : WQFN-32L 4x4 (W-Type)
			Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.


### Simplified Application Circuit



## Features

- Integrated Switching Charger and 50mA LDO in a Single Package
- Charges Faster Than Linear Chargers
- High Accuracy Voltage and Current Regulation
  - Charge Voltage Regulation Accuracy :  $\pm 1\%$
  - Charge Current Regulation Accuracy :  $\pm 5\%$
- Minimum Input Voltage Regulation : 4.2V to 4.76V with Step of 80mV
- Bad Adaptor Detection and Rejection
- Safety Limit Register for Maximum Charge Voltage and Current Limiting
- High Efficiency Mini-USB/AC Battery Charger for Single Cell Li-Ion and Li-Polymer Battery Packs
- 28V Absolute Maximum Input Voltage Rating
- 12V Maximum Operating Input Voltage
- Built-In Input Current Sensing and Limiting
- Integrated Power FETs for Up to 4A Charge Rate
- Programmable Charge Parameters through I<sup>2</sup>C Interface (up to 400 Kbps) :
  - Input Current
  - Fast Charge/Termination Current
  - Charge Voltage (3.5V to 4.44V)
  - Safety Timer
  - Termination Enable
- Synchronous Fixed Frequency PWM Controller Operating at 375kHz With 0% to 99% Duty Cycle
- Automatic High Impedance Mode for Low Power Consumption
- Safety Timer with Reset Control
- Thermal Regulation and Protection
- Input/Output Over-Voltage Protections
- Status Output for Charging and Faults
- USB Friendly Boot-Up Sequence
- Automatic Charging
- Boost Mode Operation for USB OTG
  - Input Voltage Range (BATS) : 2.5V to 4.5V
  - Output Voltage for VIN : 4.425V to 5.506V
- RoHS Compliant and Halogen Free

## Marking Information




0Q= : Product Code

YMDNN : Date Code

## Pin Configuration

(TOP VIEW)




WQFN-32L 4x4

## Functional Pin Description

Pin No.	Pin Name	Pin Function
1 to 4	VIN	Power input. Bypass to PGND with a 10 $\mu$ F ceramic capacitor. It also provides power to the load in boost mode.
5	INT	Interrupt pin (open-drain). This pin is pulled low when a fault occurs.
6	VIO	I/O reference voltage. A VIO level above 0.6V disables automatic D+/D- detection.
7	DP	USB port D+ input connection.
8	DM	USB port D- input connection.
9	SCL	I <sup>2</sup> C interface clock input. Open-drain output, connect a 10k $\Omega$ pull-up resistor.
10	SDA	I <sup>2</sup> C interface data input. Open-drain output, connect a 10k $\Omega$ pull-up resistor.
11	STAT	Charge status indicator. Pull low when charge is in progress. Open-drain for other conditions. This pin can also be controlled through I <sup>2</sup> C register. The STAT can be used to drive a LED or communicate with a host processor.
12	OTG	Boost mode enable control. Boost mode is turned on whenever this pin is active. Polarity is user defined through I <sup>2</sup> C register. The pin is disabled by default and can be enabled through I <sup>2</sup> C register bit.
13	BATS	Auxiliary power supply. Connect to the battery pack to provide power in high impedance mode. Bypass to GND with a 1 $\mu$ F ceramic capacitor.
14	ISENL	Charge current sense input. Battery current is sensed via the voltage drop across an external sense resistor. A 0.1 $\mu$ F ceramic capacitor to PGND is required.
15	ISENR	Battery voltage and current sense input. Bypass to PGND with a ceramic capacitor (minimum 0.1 $\mu$ F) if there are long inductive leads to battery.
16	LDO	LDO output. LDO is regulated to 4.9V and drives 60mA of current. Bypass LDO to GND with a minimum 1 $\mu$ F ceramic capacitor. LDO is enabled when VIN is above the VIN UVLO threshold.
17	MID_LDO	LDO input voltage. Please connect to MID.
18	BOOT	Bootstrap supply for high-side gate driver. Connect a 100nF ceramic capacitor (voltage rating above 10V) from BOOT pin to LX pin.
19	VDDP	Internal bias regulator voltage for driver. Connect a 1 $\mu$ F ceramic capacitor from this output to PGND. External loads on VDDP is not allowed.
20, 33 (Exposed Pad)	GND	Pure ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation.
21 to 25	PGND	Power ground.
26 to 30	LX	Switch node.
31, 32	MID	Connection point between reverse blocking MOSFET and high-side MOSFET. Bypass to PGND with a minimum of 10 $\mu$ F capacitor. No other circuits are recommended to connect at MID pin.

## Functional Block Diagram



## Operation

The RT9451 is designed for single cell Li-Ion battery charger in portable applications.

### Base Circuits

Base circuits provide the internal power, VDD and reference voltage and bias current.

### Protection Circuits

The protection circuits include the OVP, UVLO and OTP circuits. The protection circuits turn off the charging when the input power or die temperature is in abnormal level.

### Switching Charger

The switching charger controls the operation during the charging process. The controller will make sure the battery is well charged in a suitable current, voltage, and die temperature.

### Logic Circuits

The STAT and INT indicate the charger and interrupt condition. During the charging process, the STAT pin is

pulled low and pulled high when the charger is under abnormal condition or charge done. The INT pin indicates the fault condition. When any fault occurs, the INT is pulled low.

### LDO

The RT9451 provides a 50mA LDO to support the peripheral circuits. The output voltage is regulated to 4.9V and the maximum output current is 120mA.

### OSC

The oscillator runs at fixed 375kHz frequency for the PWM control of switching charger.

### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to program battery voltage, charge current, termination current, MIVR level, and OTG voltage.

### D+/D- Detection

The D+/D- detection can detect the devices which are inserted to the USB connector.

**Absolute Maximum Ratings** (Note 1)

- Supply Voltage VIN ----- -0.3V to 28V
- MID, BOOT to PGND ----- -0.3V to 28V
- Other Pins ----- -0.3V to 6V
- $V_{ISENL}$  to  $V_{ISENR}$  ----- ±6V
- Output Current (average) LX ----- 4A
- Output Current (continuous) LDO ----- 100mA
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$   
WQFN-32L 4x4 ----- 3.59W
- Package Thermal Resistance (Note 2)
  - WQFN-32L 4x4,  $\theta_{JA}$  ----- 27.8°C/W
  - WQFN-32L 4x4,  $\theta_{JC}$  ----- 7°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Model) ----- 2kV
  - MM (Machine Model) ----- 200V

**Recommended Operating Conditions** (Note 4)

- Supply Input Voltage Range, VIN ----- 4.3V to 12V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

**Electrical Characteristics**(VBATS = 3.6V ± 5%,  $T_A = 25^\circ\text{C}$ , unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
<b>Input Currents</b>							
Battery Discharge Current in High Impedance Mode (ISENL, ISENTR, LX, BATS Pins)	$I_{DISCHARGE}$	$V_{BATS} = 4.2\text{ V}$	High impedance mode, $SDA = SCL = 0$	--	2	30	µA
VIN Supply Current	$I_Q$	$V_{IN} > V_{IN(MIN)}$	Charger PWM ON	--	10000	--	µA
			Charger PWM OFF	--	--	5000	
<b>Voltage Regulation</b>							
Output Charge Voltage	$V_{OREG}$	Operating in voltage regulation, programmable		3.5	--	4.44	V
Voltage Regulation Accuracy		0 to 85°C		-1	--	1	%

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Current Regulation Fast Charge</b>						
Output Charge Current	I <sub>CHRG</sub>	V <sub>SHORT</sub> ≤ V <sub>BATS</sub> < V <sub>OREG</sub> V <sub>IN</sub> > 5V, R <sub>SENSE</sub> = 20mΩ, LOW_CHG = 0, programmable	1000	--	4000	mA
		V <sub>BATS</sub> < V <sub>OREG</sub> , V <sub>IN</sub> > 5V, R <sub>SENSE</sub> = 20mΩ, LOW_CHG = 1	--	150	--	
<b>Charge Termination Detection</b>						
Termination Charge Current	I <sub>EOC</sub>	V <sub>BATS</sub> > V <sub>OREG</sub> – V <sub>RECH</sub> , V <sub>IN</sub> > 5V, R <sub>SENSE</sub> = 20mΩ, programmable	50	--	400	mA
Deglitch Time for Charge Termination		Both Rising and Falling, 2mV Overdrive, t <sub>RISE</sub> , t <sub>FALL</sub> = 100ns	--	43	--	μs
<b>Charge Current Accuracy</b>						
Offset Voltage, Sense Voltage Amplifier		V <sub>SHORT</sub> ≤ V <sub>BATS</sub> < V <sub>OREG</sub> V <sub>IN</sub> > 5V, R <sub>SENSE</sub> = 20mΩ, LOW_CHG = 0, programmable	-1	--	1	mV
<b>BAD Adaptor Detection</b>						
Input Voltage Lower Limit	V <sub>IN(MIN)</sub>	Bad adaptor detection, VIN falling	3.5	3.7	3.9	V
Deglitch Time for VIN Rising above V <sub>IN(MIN)</sub>		Rising voltage, 2mV over drive, t <sub>RISE</sub> = 100ns	--	30	--	ms
Hysteresis for V <sub>IN(MIN)</sub>	ΔV <sub>IN(MIN)</sub>	V <sub>IN</sub> rising	100	--	200	mV
Current Source to GND		During bad adaptor detection	20	30	40	mA
Detection Interval	T <sub>INT</sub>	Input power source detection	--	2	--	s
<b>Minimum Input Voltage Regulation</b>						
Minimum Input Voltage Regulation Threshold	V <sub>MIVR</sub>	Charge mode, programmable	4.2	--	4.76	V
V <sub>MIVR</sub> Accuracy			-2	--	2	%
<b>Active Input Current Regulation</b>						
AICR		AICR = 100mA	80	90	100	mA
		AICR = 500mA	400	450	500	
<b>VDDP Regulator</b>						
Internal Bias Regulator Voltage	V <sub>DPP</sub>	V <sub>IN</sub> > V <sub>IN(min)</sub> or V <sub>BATS</sub> > V <sub>BATMIN</sub> , I <sub>VDDP</sub> = 1mA, C <sub>VDDP</sub> = 1μF	2	--	6	V
VDDP Output Short Current Limit			--	60	--	mA
Voltage from BOOT to LX Pin		During charge or boost operation	--	--	6	V
<b>Battery Recharge Threshold</b>						
Recharge Threshold Voltage	V <sub>RECH</sub>	Below V <sub>OREG</sub>	100	130	160	mV
Deglitch Time		V <sub>BATS</sub> decreasing below threshold, t <sub>FALL</sub> = 100ns, 10mV overdrive	--	130	--	ms

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
<b>Stat Output</b>							
Low Level Output Saturation Voltage		$I_O = 10\text{mA}$ , Sink Current	--	--	0.4	V	
High Level Leakage Current		Voltage on STAT pin is 5V	--	--	1	$\mu\text{A}$	
<b>Reverse Protection Comparator</b>							
Reverse Protection Threshold, $V_{IN} - V_{BATS}$	$V_{SLP}$	$2.3\text{V} \leq V_{BATS} \leq V_{OREG}$ , $V_{IN}$ Falling	0	40	100	mV	
Reverse Protection Exit Hysteresis	$V_{SLP-EXIT}$	$2.3\text{V} \leq V_{BATS} \leq V_{OREG}$	40	100	200	mV	
Deglitch Time for $V_{IN}$ Rising above $V_{SLP} + V_{SLP-EXIT}$		Rising Voltage	--	30	--	ms	
<b>VIN UVLO</b>							
Under-Voltage Lockout Threshold	$V_{UVLO}$	$V_{IN}$ Rising	3.05	3.3	3.55	V	
Under-Voltage Lockout Threshold Hysteresis	$\Delta V_{UVLO}$	$V_{IN}$ falling from above $V_{UVLO}$	120	150	--	mV	
<b>PWM</b>							
Internal N-MOSFET On-Resistance	High-Side	$R_{DSON\_UG}$	AICR = None, from $V_{IN}$ to LX	--	80	160	$\text{m}\Omega$
	Low-Side	$R_{DSON\_LG}$	from LX to PGND	--	60	120	
Maximum Duty Cycle	$D_{MAX}$		--	99.5	--	%	
Minimum Duty Cycle	$D_{MIN}$		0	--	--	%	
<b>Boost Mode Operation for <math>V_{IN}</math></b>							
Boost Output Voltage Accuracy		$2.5\text{V} < V_{IN} < 4.5\text{V}$ ; Including line and load regulation over full temp range	-5	--	5	%	
Maximum Output Current for Boost		$V_{IN\_B} = 5\text{V}$ , $2.5\text{V} < V_{BATS} < 4.5\text{V}$	1600	--	--	mA	
Cycle-by-Cycle Current Limit for Boost		$V_{IN\_B} = 5\text{V}$ , $2.5\text{V} < V_{BATS} < 4.5\text{V}$	4	6	8	A	
Over-Voltage Protection Threshold for Boost ( $V_{IN}$ Pin)	$V_{IN\_BOVP}$	Threshold over $V_{IN}$ to turn off converter during boost	5.6	6	6.3	V	
Over-Voltage Protection Hysteresis	$\Delta V_{IN\_BOVP}$	$V_{IN}$ falling from above $V_{IN\_BOVP}$	--	200	--	mV	
Maximum Battery Voltage for Boost	$V_{BATMAX}$	$V_{BATS}$ rising edge during boost	4.5	4.75	5	V	
Maximum Battery Voltage Hysteresis	$\Delta V_{BATMAX}$	$V_{BATS}$ falling from above $V_{BATMAX}$	--	200	--	mV	
Minimum Battery Voltage for Boost ( $BAT$ Pin)	$V_{BATMIN}$	During boosting	--	2.5	--	V	
		Before boost Starts	--	2.9	3.05		

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Charger Protection</b>						
Input V <sub>IN</sub> Threshold Voltage	V <sub>IN_OVP</sub>	Threshold over V <sub>IN</sub> to turn off converter during charge	11	12	13	V
V <sub>IN</sub> Hysteresis		V <sub>IN</sub> falling from above V <sub>IN_OVP</sub>	--	140	--	mV
Battery OVP Threshold Voltage	V <sub>OVP_BATS</sub>	V <sub>BATS</sub> threshold over V <sub>OREG</sub> to turn off charger during charge (% V <sub>OREG</sub> )	110	117	121	%
OVP Hysteresis	ΔV <sub>OVP_BATS</sub>	Lower limit for V <sub>BATS</sub> falling from > V <sub>OVP</sub> (% V <sub>OREG</sub> )	--	11	--	%
Cycle-by-Cycle Current Limit for Charge	I <sub>LIMIT</sub>	Charge mode operation	5	7	9	A
Trickle to Fast Charge Threshold	V <sub>SHORT</sub>	V <sub>BATS</sub> rising, V <sub>SHORT</sub> connected to V <sub>DDP</sub>	1.9	2.1	2.2	V
V <sub>SHORT</sub> Hysteresis	ΔV <sub>SHORT</sub>	V <sub>BATS</sub> falling from above V <sub>SHORT</sub>	--	100	--	mV
Trickle Charge Charging Current	I <sub>SHORT</sub>	V <sub>BATS</sub> ≤ V <sub>SHORT</sub>	70	80	90	mA
Thermal Regulation Threshold		Charge current begins to taper down	--	120	--	°C
Time Constant for the 32-Second Timer	T <sub>32S</sub>	32 Second Mode	--	32	--	s
<b>LDO</b>						
LDO Output Voltage	V <sub>LDO</sub>	V <sub>IN</sub> = 5.5V	4.8	4.9	5	V
PSRR		f = 100Hz, C <sub>LDO</sub> = 1μF	--	60	--	dB
Maximum LDO Output Current	I <sub>LDO</sub>		60	--	--	mA
Dropout Voltage	V <sub>DO</sub>	V <sub>IN</sub> = 4.5V, I <sub>LDO</sub> = 50mA	--	100	250	mV
<b>D+ / D- Detection</b>						
D+ Voltage Source	V <sub>DP_SCR</sub>		0.5	0.6	0.7	V
D+ Voltage Source Output Current			250	--	--	μA
D- Current Sink	I <sub>DM_SINK</sub>		50	100	150	μA
Input Capacitance	C <sub>I</sub>	DM pin, switch open	--	4.5	5	pF
		DP pin, switch open	--	4.5	5	
Input Leakage	I <sub>I</sub>	DM pin, switch open	-1	--	1	μA
		DP pin, switch open	-1	--	1	
DP Low Comparator Threshold	V <sub>DP_LOW</sub>		0.8	--	--	V
DM High Comparator Threshold	V <sub>DM_HIGH</sub>		0.8	--	--	V
DM Low Comparator Threshold	V <sub>DM_LOW</sub>		--	--	475	mV
<b>Logic Levels and Timing Characteristics (SCL, SDA, INT)</b>						
Output Low Threshold Level	V <sub>OL</sub>	I <sub>O</sub> = 3mA, Sink Current (SDA, INT)	--	--	0.4	V
Input Low Threshold Level			--	--	0.4	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input High Threshold Level			1.2	--	--	V
Input Bias Current (SCL, SDA, INT)	I <sub>(bias)</sub>	V <sub>IO</sub> = 1.8V	--	--	1	μA
SCL Clock Frequency	f <sub>SCL</sub>		--	--	400	kHz
<b>Oscillator</b>						
Oscillator Frequency	f <sub>osc</sub>		--	375	--	kHz
Frequency Accuracy			-10	--	10	%
<b>Thermal Shutdown</b>						
Thermal Shutdown Threshold	T <sub>SD</sub>		--	165	--	°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>		--	10	--	°C


**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured at T<sub>A</sub> = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ<sub>JC</sub> is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.







**Note 4.** The device is not guaranteed to function outside its operating conditions.


## Typical Application Circuit










## Typical Operating Characteristics

### Charge Mode



**USB Charger Detection (DPDM Detection)**

**Boost Mode**

**32-Second Safety Timer**

## Application Information


The RT9451 is an integrated solution of single-cell Li-ion and Li-polymer battery charger for portable applications. The part integrates a synchronous PWM controller with power MOSFETs to provide MIVR (Minimum Input Voltage Regulation), input current sensing, high accuracy current and voltage regulation, and charge termination in a small package for space limited devices. The part also features USB OTG (On-The-Go) function and USB charger detection (DPDM detection) function.

The RT9451 provides three operation modes : charge mode, boost mode (USB OTG), and high impedance mode. In charge mode, the RT9451 supports a precision charging system for single cell. In boost mode, the RT9451 works as a Boost converter and boosts the voltage from battery to VIN pin for sourcing the OTG devices. In high impedance mode, the RT9451 stops charging or boosting and operates in a mode with low quiescent current from V<sub>IN</sub> or battery to reduce the power consumption when the portable device is in standby mode.

In charge mode, the RT9451 integrates USB charger detection for input current limit of 500mA and 1A. The detection is automatically triggered after each POR. The detection result can be ignored by the host via I<sup>2</sup>C interface. The slave address for the RT9451 is "1001010".

### I<sup>2</sup>C Interface Timing Diagram

The RT9451 acts as an I<sup>2</sup>C -bus slave. The I<sup>2</sup>C-bus master configures the settings for charge mode and boost mode by sending command bytes to the RT9451 via the 2-wire I<sup>2</sup>C-bus. After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The second byte selects the register to which the data will be written. The third byte contains data to the selected register.



S = Start Condition

W = Write (SDA = "0")

R = Read (SDA = "1")

ACK = Acknowledge

P = Stop Condition

**I<sup>2</sup>C Information**

Slave Address : 1001010

**Table 1. Register Address Map**

<b>Register</b>	<b>Address (Hex)</b>	<b>Name</b>	<b>Default Value</b>	<b>Description</b>
0	0	CONTROL	0000 1010	Enable control register
1	1	CONFIG_A	0000 0001	Charger current register
2	2	CONFIG_B	0001 1001	Charger voltage register
3	3	CONFIG_C	0000 0010	Special charger settings
4	4	CONFIG_D	0100 0000	Charger safety limits settings
6	6	STATUS_A	0000 0000	Status register A
7	7	STATUS_B	0000 0001	Status register B
8	8	INT1	0000 0000	Interrupt bits
9	9	INT2	0000 0000	Interrupt bits (charger)
10	0A	INT3	0000 0000	Interrupt bits (boost)
11	0B	MASK1	0000 0000	Interrupt masking bits
12	0C	MASK2	0000 0000	Interrupt masking bits
13	0D	MASK3	0000 0000	Interrupt masking bits
14	0E	CHIPID	0000 0001	Chip ID register

**Control Register (Control)**

Address - 0x00h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
<b>Field Name</b>	STAT_EN [1:0]	Not Used	Not Used	LDO_EN	DPDM_EN	CH_EN [1:0]		
<b>Read/Write</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Reset Value</b>	0	0	0	0	1	0	1	0

Field Name	Bit Definition
STAT_EN [1:0]	STAT enable bits 00 – AUTO (controlled by charger status) 01 – ON (low impedance) 10 – OFF (high impedance) 11 – not defined
LDO_EN	LDO enable bit 0 – Disabled 1 – Enabled
DPDM_EN	D+/D– detection enable 0 – Disabled 1 – Enabled Note : Bit is automatically reset after detection is completed.
CH_EN [1:0]	Charger enable bits 00 – Disabled / HiZ mode 01 – Boost mode 10 – Charge 11 – Charge with automatic recharge

**Charger CONFIG Register A (CONFIG\_A)**

Address - 0x01h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0	
<b>Field Name</b>	LMTSEL	VICHRG [3:0]				VITERM [2:0]			
<b>Read/Write</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
<b>Reset Value</b>	0	0	0	0	0	0	0	1	

Field Name	Bit Definition <sup>(1)</sup>
LMTSEL	<p>Input current limit selection            0 – Input current limit is set to the higher of AICR [1:0] (CONFIG_B) and D+D– det. result            1 – AICR [1:0] (CONFIG_B) applied, D+D– detection result is ignored</p>
VICHRG [3:0]	<p>Charge current sense voltage (current equivalent for 20mΩ shunt)            0000 – 20mV (1000mA)            0001 – 24mV (1200mA)            0010 – 28mV (1400mA)            0011 – 32mV (1600mA)            0100 – 36mV (1800mA)            0101 – 40mV (2000mA)            0110 – 44mV (2200mA)            0111 – 48mV (2400mA)            1000 – 52mV (2600mA)            1001 – 56mV (2800mA)            1010 – 60mV (3000mA)            1011 – 64mV (3200mA)            1100 – 68mV (3400mA)            1101 – 72mV (3600mA)            1110 – 76mV (3800mA)            1111 – 80mV (4000mA)</p>
VITERM [2:0]	<p>Termination current sense voltage (current equivalent for 20mΩ shunt)            000 – 1mV (50mA)            001 – 2mV (100mA)            010 – 3mV (150mA)            011 – 4mV (200mA)            100 – 5mV (250mA)            101 – 6mV (300mA)            110 – 7mV (350mA)            111 – 8mV (400mA)</p>

(1) During charging the lower value of VMCHRG [3:0] (CONFIG\_D register) and VICHRG [2:0] applies.

**Charger CONFIG Register B (CONFIG\_B)**

Address - 0x02h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	AICR [1:0]		VOREG [5:0]					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1	1	0	0	1

Field Name	Bit Definition <sup>(1)</sup>
AICR [1:0]	Input current limit setting 00 – 100mA 01 – 500mA 11 – No input current limit
VOREG [5:0]	Battery regulation voltage / boost output voltage 00 0000 – 3.50V / 4.425V 00 0001 – 3.52V / 4.448V 00 0011 – 3.56V / 4.471V ... 01 1000 – 3.98V / 4.977V 01 1001 – 4.00V / 5V 01 1010 – 4.02V / 5.023V ... 10 1111 – 4.44V / 5.506V ... 11 1111 – 4.44V / 5.506V

(1) During charging the lower value of VMCHRG [3:0] (CONFIG\_D register) and VICHRG [5:0] applies.

**Charger CONFIG Register C (CONFIG\_C)**

Address - 0x03h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Not Used	OTG_PL	OTG_EN	TERM_EN	LOW_CHG	MIVR [2:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0	0	0	1	0

Field Name	Bit Definition
OTG_PL	OTG pin polarity 0 – Active low 1 – Active high
OTG_EN	OTG pin enable 0 – Pin is disabled 1 – Pin is enabled
TERM_EN	Charge termination enable 0 – Disabled 1 – Enabled
LOW_CHG	Low charge current enable bit (current equivalent for 20mΩ shunt) 0 – Normal charge current sense voltage per register CONFIG_A 1 – 3mV (150mA)
MIVR [2:0]	Input voltage MIVR regulation voltage 000 – 4.20V 001 – 4.28V 010 – 4.36V 011 – 4.44V 100 – 4.52V 101 – 4.60V 110 – 4.68V 111 – 4.76V

**Charger CONFIG Register D (CONFIG\_D)**

Address - 0x04h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	VMCHRG [3:0]				VMREG [3:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0	0	0	0	0

Field Name	Bit Definition <sup>(1)</sup>
VMCHRG [3:0]	Maximum charge current sense voltage (current equivalent for 20mΩ shunt) 0000 – 20mV (1000mA) 0001 – 24mV (1200mA) 0010 – 28mV (1400mA) 0011 – 32mV (1600mA) 0100 – 36mV (1800mA) 0101 – 40mV (2000mA) 0110 – 44mV (2200mA) 0111 – 48mV (2400mA) 1000 – 52mV (2600mA) 1001 – 56mV (2800mA) 1010 – 60mV (3000mA) 1011 – 64mV (3200mA) 1100 – 68mV (3400mA) 1101 – 72mV (3600mA) 1110 – 76mV (3800mA) 1111 – 80mV (4000mA)
VMREG [3:0]	Maximum Battery Regulation Voltage / Maximum OTG Regulation Voltage 0000 – 4.20V / 5.230V 0001 – 4.22V / 5.253V 0010 – 4.24V / 5.276V ... 1100 – 4.44V / 5.506V ... 1111 – 4.44V / 5.506V

**STATUS Register A (STATUS\_A)**

Address - 0x06h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Not Used	STANDBY	Not Used	CHSTAT [2:0]			LDO	Not Used
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0

Field Name	Bit Definition <sup>(1)</sup>
Not used	N/A
STANDBY	Standby status indicator 0 – Device is in ACTIVE mode 1 – Device is in STANDBY mode
Not used	N/A
CHSTAT [2:0]	Charger status bit 000 – High impedance mode or ready to charge 001 – Charge in progress (fast charge) 010 – Charge done 011 – Boost mode 100 – Charge in progress (pre charge) 101 – Not defined 110 – Not defined 111 – Not defined
LDO	LDO status bit 0 – LDO is disabled (OFF) 1 – LDO is enabled (ON), no fault
Not used	N/A

(1) Default values reflect state after Power On Reset, no charger plugged in, no faults present.

**STATUS Register B (STATUS\_B)**

Address - 0x07h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	RESET	Not used	Not used	Not used	Not used	DPDM_D	DPDM_R	OTG
Read/Write	W	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	1

Field Name	Bit Definition <sup>(1)</sup>
RESET	Reset 0 – No effect 1 – Reset all parameters to default values Note : Read always returns “0”
Not used	N/A
DPDM_D	D+/D– detection done bit 0 – DPDM detection in progress or not started after initial power up reset 1 – DPDM detection is complete
DPDM_R	D+/D– detection result 0 – Standard USB port (500mA current limit) 1 – USB charger (975mA current limit)
OTG	OTG pin status 0 – OTG pin at low level 1 – OTG pin at high level

(1) Default values reflect state after Power On Reset, no charger plugged in, no faults present, OTG pin high.

**Interrupt Register 1 (INT1)**

Address - 0x08h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	TSDI	VINOVPI	Not used					
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R
Reset Value	0	0	0	0	0	0	0	0

Field Name	Bit Definition
TSDI	Thermal shutdown fault. Set if die temperature exceeds thermal shutdown threshold. Reset when die temperature drops below TSD release threshold.
VINOVPI	VIN over-voltage protection. Set when VIN > VIN_OVP is detected.
Not used	N/A

**Interrupt Register 2 (INT2)**

Address - 0x09h

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	CHRVPI	CHBADI	CHBATOFI	CHTERMI	CHRCHGI	CH32MI	CHTREGI	CHMIVRI
Read/Write	R	R	R	R	R	R	R	R
Reset Value	0	0	0	0	0	0	0	0

Field Name	Bit Definition <sup>(1)</sup>
CHRVPI	Charger fault. Reverse protection ( $V_{IN} > V_{IN(MIN)}$ and $V_{IN} < V_{BATS} + V_{SLP}$ (fault))
CHBADI	Charger fault. Bad adaptor ( $V_{IN} < V_{IN(MIN)}$ during power on detection)
CHBATOFI	Charger fault. Battery OVP
CHTERMI	Charge terminated
CHRCHGI	Recharge request ( $V_{BATS} < V_{OREG} - V_{RECH}$ )
CH32MI	Charger fault. 32 minutes time-out
CHTREGI	Charger warning. Thermal regulation loop active.
CHMIVRI	Charger warning. Input voltage MIVR loop active.

(1) All charger faults result in disabling the charger (CH\_EN [1:0] = 00). Recharge request disables the charger only if CH\_EN [1:0] = 10.

**Interrupt Register 3 (INT3)**

Address - 0x0Ah

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
<b>Field Name</b>	BSTVINOMI	BSTOLI	BSTLOWVI	BSTBATOMI	BST32SI	Not used	Not used	Not used
<b>Read/Write</b>	R	R	R	R	R	R	R	R
<b>Reset Value</b>	0	0	0	0	0	0	0	0

Field Name	Bit Definition <sup>(1)</sup>
BSTVINOMI	Boost fault. VIN OVP (VIN > VIN_BOVP)
BSTOLI	Boost fault. Over load.
BSTLOWVI	Boost fault. Battery voltage is too low.
BSTBATOMI	Boost fault. Battery over voltage.
BST32SI	Boost fault. 32s time-out fault.
Not used	N/A
Not used	N/A
Not used	N/A

(1) All charger faults result in disabling the charger (CH\_EN [1:0] = 00).

**Interrupt MASK Register 1 (MASK1)**

Address - 0x0Bh

Data Bit	D7	D6	D5	D4	D3	D2	D1	D0
<b>Field Name</b>	TSDM	VINOVPM	Not used					
<b>Read/Write</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
<b>Reset Value</b>	0	0	0	0	0	0	0	0

Field Name	Bit Definition <sup>(1)</sup>
TSDM	TSD fault interrupt mask 0 – Interrupt not masked 1 – Interrupt masked
VINOVPM	VIN OVP fault interrupt mask 0 – Interrupt not masked 1 – Interrupt masked
Not used	N/A

(1) Setting any of the interrupt mask bits does not disable protection circuits. When set, the respective fault will not be signaled on the INT pin.