imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



S-1009 Series

SUPER-LOW CURRENT CONSUMPTION SUPER HIGH-ACCURACY VOLTAGE DETECTOR WITH DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING)

© SII Semiconductor Corporation, 2009-2012

SII I

Rev.5.1_01

The S-1009 Series is a super high-accuracy voltage detector developed using CMOS technology. The detection voltage is fixed internally with an accuracy of $\pm 0.5\%$. It operates with super low current consumption of 270 nA typ.

The release signal can be delayed by setting a capacitor externally. Delay time accuracy is $\pm 15\%$. Two output forms Nch open-drain and CMOS output are available.

Compared with conventional CMOS voltage detectors, the S-1009 Series is the most suitable for the portable devices due to the super-low current consumption, super high-accuracy and small packages.

0.8 V to 4.6 V (0.1 V step)

5% ±1%

 $\pm 15\%$ (C_D = 4.7 nF)

Ta = -40° C to $+85^{\circ}$ C

CMOS output (active "L")

 $\begin{array}{l} \pm 0.5\% \ (2.4\ V \leq -V_{DET} \leq 4.6\ V) \\ \pm 12\ mV \ (0.8\ V \leq -V_{DET} < 2.4\ V) \end{array}$

270 nA typ. $(1.2 V \le -V_{DET} < 2.3 V)$

Nch open-drain output (active "L")

0.6 V to 10.0 V (CMOS output product)

Features

www.sii-ic.com

- Detection voltage:
- Detection voltage accuracy:
- Current consumption:
- Operation voltage range:
- Hysteresis width:
- Delay time accuracy:
- Output form:
- Operation temperature range:
- Lead-free (Sn 100%), halogen-free

Applications

- · Power monitor and reset for CPU and microcomputer
- Constant voltage power monitor for TV, DVD recorder and home appliance
- Power supply monitor for portable device such as notebook PC, digital still camera and mobile phone

Packages

- SOT-23-5
- SC-82AB
- SNT-4A

Block Diagrams

1. Nch open-drain output product



*1. Parasitic diode

Figure 1

2. CMOS output product



*1. Parasitic diode

Figure 2

Product Name Structure

Users can select the output form, detection voltage value, and package type for the S-1009 Series. Refer to "1. **Product name**" regarding the contents of product name, "2. **Packages**" regarding the package drawings and "3. **Product name list**" regarding details of product name.

1. Product name



*1. Refer to the tape drawings.

2. Packages

Package Name	Dimension	Таре	Reel	Land
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	_
SC-82AB	NP004-A-P-SD	NP004-A-C-SD NP004-A-C-S1	NP004-A-R-SD	_
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD

Table 1 Package Drawing Codes

3. Product name list

3.1 Nch open-drain output product

Table 2

Detection Voltage	SOT-23-5	SC-82AB	SNT-4A
$0.8 \text{ V} \pm 12 \text{ mV}$	S-1009N08I-M5T1U	S-1009N08I-N4T1U	S-1009N08I-I4T1U
$0.9 \text{ V} \pm 12 \text{ mV}$	S-1009N09I-M5T1U	S-1009N09I-N4T1U	S-1009N09I-I4T1U
$1.0 \text{ V} \pm 12 \text{ mV}$	S-1009N10I-M5T1U	S-1009N10I-N4T1U	S-1009N10I-I4T1U
$1.1 \text{ V} \pm 12 \text{ mV}$	S-1009N11I-M5T1U	S-1009N11I-N4T1U	S-1009N11I-I4T1U
$1.2 \text{ V} \pm 12 \text{ mV}$	S-1009N12I-M5T1U	S-1009N12I-N4T1U	S-1009N12I-I4T1U
$1.3 \text{ V} \pm 12 \text{ mV}$	S-1009N13I-M5T1U	S-1009N13I-N4T1U	S-1009N13I-I4T1U
$1.4 \text{ V} \pm 12 \text{ mV}$	S-1009N14I-M5T1U	S-1009N14I-N4T1U	S-1009N14I-I4T1U
$1.5 \text{ V} \pm 12 \text{ mV}$	S-1009N15I-M5T1U	S-1009N15I-N4T1U	S-1009N15I-I4T1U
$1.6 \text{ V} \pm 12 \text{ mV}$	S-1009N16I-M5T1U	S-1009N16I-N4T1U	S-1009N16I-I4T1U
$1.7 \text{ V} \pm 12 \text{ mV}$	S-1009N17I-M5T1U	S-1009N17I-N4T1U	S-1009N17I-I4T1U
$1.8 \text{ V} \pm 12 \text{ mV}$	S-1009N18I-M5T1U	S-1009N18I-N4T1U	S-1009N18I-I4T1U
$1.9 \text{ V} \pm 12 \text{ mV}$	S-1009N19I-M5T1U	S-1009N19I-N4T1U	S-1009N19I-I4T1U
$2.0~V\pm12~mV$	S-1009N20I-M5T1U	S-1009N20I-N4T1U	S-1009N20I-I4T1U
$2.1 \text{ V} \pm 12 \text{ mV}$	S-1009N21I-M5T1U	S-1009N21I-N4T1U	S-1009N21I-I4T1U
$2.2~V\pm12~mV$	S-1009N22I-M5T1U	S-1009N22I-N4T1U	S-1009N22I-I4T1U
$2.3~V\pm12~mV$	S-1009N23I-M5T1U	S-1009N23I-N4T1U	S-1009N23I-I4T1U
$2.4~V\pm0.5\%$	S-1009N24I-M5T1U	S-1009N24I-N4T1U	S-1009N24I-I4T1U
$2.5~V\pm0.5\%$	S-1009N25I-M5T1U	S-1009N25I-N4T1U	S-1009N25I-I4T1U
$2.6~V\pm0.5\%$	S-1009N26I-M5T1U	S-1009N26I-N4T1U	S-1009N26I-I4T1U
$2.7~V\pm0.5\%$	S-1009N27I-M5T1U	S-1009N27I-N4T1U	S-1009N27I-I4T1U
$2.8~V\pm0.5\%$	S-1009N28I-M5T1U	S-1009N28I-N4T1U	S-1009N28I-I4T1U
$2.9~V\pm0.5\%$	S-1009N29I-M5T1U	S-1009N29I-N4T1U	S-1009N29I-I4T1U
$3.0~V\pm0.5\%$	S-1009N30I-M5T1U	S-1009N30I-N4T1U	S-1009N30I-I4T1U
$3.1~V\pm0.5\%$	S-1009N31I-M5T1U	S-1009N31I-N4T1U	S-1009N31I-I4T1U
$3.2~V\pm0.5\%$	S-1009N32I-M5T1U	S-1009N32I-N4T1U	S-1009N32I-I4T1U
$3.3 V \pm 0.5\%$	S-1009N33I-M5T1U	S-1009N33I-N4T1U	S-1009N33I-I4T1U
$3.4 V \pm 0.5\%$	S-1009N34I-M5T1U	S-1009N34I-N4T1U	S-1009N34I-I4T1U
$3.5 V \pm 0.5\%$	S-1009N35I-M5T1U	S-1009N35I-N4T1U	S-1009N35I-I4T1U
$3.6 V \pm 0.5\%$	S-1009N36I-M5T1U	S-1009N36I-N4T1U	S-1009N36I-I4T1U
3.7 V ± 0.5%	S-1009N37I-M5T1U	S-1009N37I-N4T1U	S-1009N37I-I4T1U
$3.8 \text{ V} \pm 0.5\%$	S-1009N38I-M5T1U	S-1009N38I-N4T1U	S-1009N38I-I4T1U
3.9 V ± 0.5%	S-1009N39I-M5T1U	S-1009N39I-N4T1U	S-1009N39I-I4T1U
$4.0 V \pm 0.5\%$	S-1009N40I-M5T1U	S-1009N40I-N4T1U	S-1009N40I-I4T1U
4.1 V ± 0.5%	S-1009N41I-M5T1U	S-1009N41I-N4T1U	S-1009N41I-I4T1U
$4.2~V\pm0.5\%$	S-1009N42I-M5T1U	S-1009N42I-N4T1U	S-1009N42I-I4T1U
$4.3~V\pm0.5\%$	S-1009N43I-M5T1U	S-1009N43I-N4T1U	S-1009N43I-I4T1U
$4.4~V\pm0.5\%$	S-1009N44I-M5T1U	S-1009N44I-N4T1U	S-1009N44I-I4T1U
$4.5~V\pm0.5\%$	S-1009N45I-M5T1U	S-1009N45I-N4T1U	S-1009N45I-I4T1U
$4.6~V\pm0.5\%$	S-1009N46I-M5T1U	S-1009N46I-N4T1U	S-1009N46I-I4T1U

SUPER-LOW CURRENT CONSUMPTION SUPER HIGH-ACCURACY VOLTAGE DETECTOR WITH DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) Rev.5.1_01 S-1009 Series

3. 2 CMOS output product

Table 3

Detection Voltage	SOT-23-5	SC-82AB	SNT-4A
0.8 V ± 12 mV	S-1009C08I-M5T1U	S-1009C08I-N4T1U	S-1009C08I-I4T1U
0.9 V ± 12 mV	S-1009C09I-M5T1U	S-1009C09I-N4T1U	S-1009C09I-I4T1U
$1.0 \text{ V} \pm 12 \text{ mV}$	S-1009C10I-M5T1U	S-1009C10I-N4T1U	S-1009C10I-I4T1U
$1.1 \text{ V} \pm 12 \text{ mV}$	S-1009C11I-M5T1U	S-1009C11I-N4T1U	S-1009C11I-I4T1U
1.2 V ± 12 mV	S-1009C12I-M5T1U	S-1009C12I-N4T1U	S-1009C12I-I4T1U
$1.3 \text{ V} \pm 12 \text{ mV}$	S-1009C13I-M5T1U	S-1009C13I-N4T1U	S-1009C13I-I4T1U
$1.4 \text{ V} \pm 12 \text{ mV}$	S-1009C14I-M5T1U	S-1009C14I-N4T1U	S-1009C14I-I4T1U
$1.5 \text{ V} \pm 12 \text{ mV}$	S-1009C15I-M5T1U	S-1009C15I-N4T1U	S-1009C15I-I4T1U
$1.6 \text{ V} \pm 12 \text{ mV}$	S-1009C16I-M5T1U	S-1009C16I-N4T1U	S-1009C16I-I4T1U
$1.7 \text{ V} \pm 12 \text{ mV}$	S-1009C17I-M5T1U	S-1009C17I-N4T1U	S-1009C17I-I4T1U
$1.8 \text{ V} \pm 12 \text{ mV}$	S-1009C18I-M5T1U	S-1009C18I-N4T1U	S-1009C18I-I4T1U
1.9 V ± 12 mV	S-1009C19I-M5T1U	S-1009C19I-N4T1U	S-1009C19I-I4T1U
$2.0 \text{ V} \pm 12 \text{ mV}$	S-1009C20I-M5T1U	S-1009C20I-N4T1U	S-1009C20I-I4T1U
$2.1 \text{ V} \pm 12 \text{ mV}$	S-1009C21I-M5T1U	S-1009C21I-N4T1U	S-1009C21I-I4T1U
$2.2 \text{ V} \pm 12 \text{ mV}$	S-1009C22I-M5T1U	S-1009C22I-N4T1U	S-1009C22I-I4T1U
$2.3 \text{ V} \pm 12 \text{ mV}$	S-1009C23I-M5T1U	S-1009C23I-N4T1U	S-1009C23I-I4T1U
$2.4~V\pm0.5\%$	S-1009C24I-M5T1U	S-1009C24I-N4T1U	S-1009C24I-I4T1U
$2.5~V\pm0.5\%$	S-1009C25I-M5T1U	S-1009C25I-N4T1U	S-1009C25I-I4T1U
$2.6~V\pm0.5\%$	S-1009C26I-M5T1U	S-1009C26I-N4T1U	S-1009C26I-I4T1U
2.7 V ± 0.5%	S-1009C27I-M5T1U	S-1009C27I-N4T1U	S-1009C27I-I4T1U
$2.8~V\pm0.5\%$	S-1009C28I-M5T1U	S-1009C28I-N4T1U	S-1009C28I-I4T1U
$2.9 \text{ V} \pm 0.5\%$	S-1009C29I-M5T1U	S-1009C29I-N4T1U	S-1009C29I-I4T1U
$3.0 V \pm 0.5\%$	S-1009C30I-M5T1U	S-1009C30I-N4T1U	S-1009C30I-I4T1U
$3.1 \text{ V} \pm 0.5\%$	S-1009C31I-M5T1U	S-1009C31I-N4T1U	S-1009C31I-I4T1U
$3.2 V \pm 0.5\%$	S-1009C32I-M5T1U	S-1009C32I-N4T1U	S-1009C32I-I4T1U
$3.3 V \pm 0.5\%$	S-1009C33I-M5T1U	S-1009C33I-N4T1U	S-1009C33I-I4T1U
$3.4 \text{ V} \pm 0.5\%$	S-1009C34I-M5T1U	S-1009C34I-N4T1U	S-1009C34I-I4T1U
$3.5 V \pm 0.5\%$	S-1009C35I-M5T1U	S-1009C35I-N4T1U	S-1009C35I-I4T1U
$3.6 \text{ V} \pm 0.5\%$	S-1009C36I-M5T1U	S-1009C36I-N4T1U	S-1009C36I-I4T1U
3.7 V ± 0.5%	S-1009C37I-M5T1U	S-1009C37I-N4T1U	S-1009C37I-I4T1U
3.8 V ± 0.5%	S-1009C38I-M5T1U	S-1009C38I-N4T1U	S-1009C38I-I4T1U
$3.9 \text{ V} \pm 0.5\%$	S-1009C39I-M5T1U	S-1009C39I-N4T1U	S-1009C39I-I4T1U
4.0 V ± 0.5%	S-1009C40I-M5T1U	S-1009C40I-N4T1U	S-1009C40I-I4T1U
4.1 V ± 0.5%	S-1009C41I-M5T1U	S-1009C41I-N4T1U	S-1009C41I-I4T1U
$4.2 V \pm 0.5\%$	S-1009C42I-M5T1U	S-1009C42I-N4T1U	S-1009C42I-I4T1U
$4.3 V \pm 0.5\%$	S-1009C43I-M5T1U	S-1009C43I-N4T1U	S-1009C43I-I4T1U
$4.4~\textrm{V}\pm0.5\%$	S-1009C44I-M5T1U	S-1009C44I-N4T1U	S-1009C44I-I4T1U
$4.5~V\pm0.5\%$	S-1009C45I-M5T1U	S-1009C45I-N4T1U	S-1009C45I-I4T1U
$4.6 V \pm 0.5\%$	S-1009C46I-M5T1U	S-1009C46I-N4T1U	S-1009C46I-I4T1U

Pin Configurations

1. SOT-23-5



Pin No. Symbol Description Voltage detection output pin 1 OUT 2 VDD Input voltage pin 3 VSS GND pin NC*1 4 No connection 5 CD Connection pin for delay capacitor *1. The NC pin is electrically open.

The NC pin can be connected to the VDD pin or the VSS pin.

Table 4

Figure 3

2. SC-82AB

Table 5					
Pin No.	Symbol	Description			
1	VSS	GND pin			
2	VDD	Input voltage pin			
3	CD	Connection pin for delay capacitor			
4	OUT	Voltage detection output pin			

Figure 4

2

Top view

3. SNT-4A

-			Table 6
I op view	Pin No.	Symbol	Description
1 0 4	1	VSS	GND pin
2 •• 3	2	OUT	Voltage detection output pin
	3	CD	Connection pin for delay capacitor
Figure 5	4	VDD	Input voltage pin

Absolute Maximum Ratings

Table 7

			(1a = +25 C unless other)	wise specified
Item		Symbol	Absolute Maximum Rating	Unit
Power supply voltage		$V_{\text{DD}} - V_{\text{SS}}$	12	V
CD pin input voltage		Vcd	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
ch open-drair	n output product	Vout	V _{SS} – 0.3 to 12.0	V
MOS output p	product		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output current		Ιουτ	50	mA
SOT-23-5 Power dissipation SC-82AB			600 ^{*1}	mW
		PD	350* ¹	mW
9	SNT-4A		300* ¹	mW
Operation ambient temperature		Topr	-40 to +85	°C
Storage temperature		T _{stg}	-40 to +125	°C
	Item ge ch open-drai MOS output	Item ge ch open-drain output product MOS output product SOT-23-5 SC-82AB SNT-4A cemperature e	$\begin{tabular}{ c c c } \hline ltem & Symbol \\ \hline ge & V_{DD} - V_{SS} \\ \hline & V_{CD} \\ \hline & V_{CD} \\ \hline & V_{OUT} \\ \hline \\ \hline & V_{OUT} \\ \hline & V_{OUT} \\ \hline \\ \hline \\ \hline & V_{OUT} \\ \hline \\ \hline \\ \hline \\ \hline & V_{OUT} \\ \hline \\ $	$\begin{tabular}{ c c c c c c } \hline Item & Symbol & Absolute Maximum Rating \\ \hline ge & V_{DD} - V_{SS} & 12 \\ \hline y_{DD} - V_{SS} & V_{CD} & V_{SS} - 0.3 \ to \ V_{DD} + 0.3 \\ \hline y_{OUT} & V_{SS} - 0.3 \ to \ V_{DD} + 0.3 \\ \hline V_{OUT} & V_{SS} - 0.3 \ to \ V_{DD} + 0.3 \\ \hline V_{SS} - 0.3 \ to \ V_{DD} + 0.3 \\ \hline y_{$

***1.** When mounted on board

[Mounted board]

(1) Board size: 114.3 mm \times 76.2 mm \times t1.6 mm

(2) Name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Figure 6 Power Dissipation of Package (When Mounted on Board)

Electrical Characteristics

1. Nch open-drain output product

Table 8

	-			(la = +	25°C unl	ess other	wise spec	cified)
Item	Symbol	Con	Min.	Тур.	Max.	Unit	Test Circuit	
Detection voltors*1		$0.8~V \leq -V_{\text{DET}} < 2.4~V$		-V _{DET(S)} - 0.012	-Vdet(s)	-V _{DET(S)} + 0.012	V	1
Detection voltage	-V DET	$2.4~V \leq -V_{DET} \leq 4.6~V$		$\begin{array}{l} -V_{\text{DET(S)}} \\ \times \ 0.995 \end{array}$	-Vdet(s)	$\begin{array}{l} -V_{\text{DET(S)}} \\ \times \ 1.005 \end{array}$	V	1
Hysteresis width	V _{HYS}		_	-V _{DET} × 0.04	$-V_{DET} \times 0.05$	-V _{DET} × 0.06	V	1
			$0.8~V \leq -V_{\text{DET}} < 1.2~V$	-	0.30	0.90	μA	2
Current	1		$1.2~V \leq -V_{\text{DET}} < 2.3~V$	_	0.27	0.90	μA	2
consumption	ISS	$v_{DD} = +v_{DET} + 0.0 v$	$2.3~V \leq -V_{\text{DET}} < 3.6~V$	_	0.42	0.90	μA	2
			$3.6~V \leq -V_{\text{DET}} \leq 4.6~V$	_	0.39	0.90	μA	2
Operation voltage	Vdd		_		_	10.0	V	1
		V _{DD} = 0.7 V S-1009N08 to 14	0.14	0.40	_	mA	3	
Output current	Іоит		V _{DD} = 1.2 V S-1009N15 to 46	0.73	1.33	_	mA	3
		$V_{DS}^{2} = 0.5 V$	V _{DD} = 2.4 V S-1009N27 to 46	1.47	2.39	_	mA	3
Leakage current	Ileak	Output transistor Nch V _{DD} = 10.0 V, V _{OUT} = 10.0 V		_	_	0.08	μΑ	3
Delay time	tD	C _D = 4.7 nF		22.1	26.0	29.9	ms	4
Detection voltage	A \/		$0.8~V \leq -V_{\text{DET}} < 0.9~V$	-	±180	±430	ppm/°C	1
temperature	$\frac{\Delta - v_{\text{DET}}}{\Delta T_{a} \bullet - V_{\text{DET}}}$	Ta = -40° C to $+85^{\circ}$ C	$0.9~V \leq -V_{\text{DET}} < 1.2~V$	-	±120	±370	ppm/°C	1
coefficient*3			$1.2 \text{ V} \le -V_{\text{DET}} \le 4.6 \text{ V}$	_	±100	±350	ppm/°C	1

*1. -V_{DET}: Actual detection voltage value, -V_{DET(S)}: Set detection voltage value (the center value of the detection voltage range in **Table 2**.)

*2. V_{DS}: Drain-to-source voltage of the output transistor

*3. The temperature change of the detection voltage [mV/°C] is calculated by using the following equation.

 $\frac{\Delta - V_{\text{DET}}}{\Delta Ta} \left[\text{mV/}^{\circ}\text{C} \right]^{*1} = -V_{\text{DET}(S)} (\text{typ.}) [V]^{*2} \times \frac{\Delta - V_{\text{DET}}}{\Delta Ta \bullet - V_{\text{DET}}} \left[\text{ppm/}^{\circ}\text{C} \right]^{*3} \div 1000$

*1. Temperature change of the detection voltage

*2. Set detection voltage

*3. Detection voltage temperature coefficient

Table 9

2. CMOS output product

				(Ta = +	25°C unle	ess other	wise spec	cified)
Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit	Test Circuit
Dotootion voltogo*1	N/	$0.8~V \leq -V_{\text{DET}} < 2.4~V$		-V _{DET(S)} - 0.012	-VDET(S)	-V _{DET(S)} + 0.012	V	1
Detection voltage	-V DET	$2.4~V \leq -V_{DET} \leq 4.6~V$		$\begin{array}{l} -V_{\text{DET(S)}} \\ \times \ 0.995 \end{array}$	-VDET(S)	$\begin{array}{l} -V_{\text{DET(S)}} \\ \times \ 1.005 \end{array}$	V	1
Hysteresis width	V _{HYS}		_	$-V_{DET} \times 0.04$	$-V_{DET} \times 0.05$	$-V_{DET} \times 0.06$	V	1
			$0.8~V \leq -V_{\text{DET}} < 1.2~V$	-	0.30	0.90	μA	2
Current			$1.2~V \leq -V_{DET} < 2.3~V$	1	0.27	0.90	μA	2
consumption	$v_{DD} = +v_{DET} + 0.6 v$	$2.3~V \leq -V_{\text{DET}} < 3.6~V$	-	0.42	0.90	μA	2	
			$3.6~V \leq -V_{DET} \leq 4.6~V$	1	0.39	0.90	μA	2
Operation voltage	V _{DD}	_		0.6		10.0	V	1
Output current I _{OUT}			V _{DD} = 0.7 V S-1009C08 to 14	0.14	0.40	_	mA	3
	Nch $V_{c}^{*2} = 0.5 V_{c}$	V _{DD} = 1.2 V S-1009C15 to 46	0.73	1.33	Ι	mA	3	
	lout	$V_{DS}^{2} = 0.5 V$	V _{DD} = 2.4 V S-1009C27 to 46	1.47	2.39	_	mA	3
	Output transistor	V _{DD} = 4.8 V S-1009C08 to 39	1.62	2.60	Ι	mA	5	
		$V_{DS}^{*2} = 0.5 V$	V _{DD} = 6.0 V S-1009C40 to 46	1.78	2.86	Ι	mA	5
Delay time	t _D	C _D = 4.7 nF		22.1	26.0	29.9	ms	4
Detection voltage			$0.8~V \leq -V_{\text{DET}} < 0.9~V$	_	±180	±430	ppm/°C	1
temperature	$\frac{\Delta - V DET}{\Delta Ta \bullet - V DET}$	Ta = -40° C to $+85^{\circ}$ C	$0.9~V \leq -V_{\text{DET}} < 1.2~V$	_	±120	±370	ppm/°C	1
coefficient*3	ATO VDET		$1.2~V \leq -V_{\text{DET}} \leq 4.6~V$	_	±100	±350	ppm/°C	1

*1. -V_{DET}: Actual detection voltage value, -V_{DET(S)}: Set detection voltage value (the center value of the detection voltage range in **Table 3**.)

*2. V_{DS}: Drain-to-source voltage of the output transistor

*3. The temperature change of the detection voltage [mV/°C] is calculated by using the following equation.

 $\frac{\Delta - V_{\text{DET}}}{\Delta \text{Ta}} [\text{mV/}^{\circ}\text{C}]^{*1} = -V_{\text{DET}(S)} (\text{typ.}) [V]^{*2} \times \frac{\Delta - V_{\text{DET}}}{\Delta \text{Ta} \bullet - V_{\text{DET}}} [\text{ppm/}^{\circ}\text{C}]^{*3} \div 1000$

***1.** Temperature change of the detection voltage

- ***2.** Set detection voltage
- *3. Detection voltage temperature coefficient

Test Circuits



***1.** R is unnecessary for CMOS output product.

Figure 7 Test Circuit 1



Figure 8 Test Circuit 2







***1.** R is unnecessary for CMOS output product.

Figure 10 Test Circuit 4



Figure 11 Test Circuit 5

Timing Charts

1. Nch open-drain output product





2. CMOS output product



Remark When V_{DD} is the minimum operation voltage or less, the output voltage from the OUT pin is indefinite in the shaded area.

Figure 13

Operation

1. Basic operation: CMOS output (active "L") product

- (1) When the power supply voltage (V_{DD}) is the release voltage (+V_{DET}) or more, the Nch transistor is OFF and the Pch transistor is ON to output V_{DD} ("H"). Since the Nch transistor N1 in **Figure 14** is OFF, the comparator input voltage is $\frac{(R_B + R_C) \bullet V_{DD}}{R_A + R_B + R_C}$.
- (2) Although V_{DD} decreases to +V_{DET} or less, V_{DD} is output when V_{DD} is the detection voltage (-V_{DET}) or more. When V_{DD} decreases to -V_{DET} or less (point A in **Figure 15**), the Nch transistor is ON and the Pch transistor is OFF so that V_{SS} is output. At this time, the Nch transistor N1 in **Figure 14** is turned on, and the input voltage to the comparator is $\frac{R_B \bullet V_{DD}}{R_A + R_B}$.
- (3) The output is indefinite by decreasing V_{DD} to the IC's minimum operation voltage or less. If the output is pulled up, it will be V_{DD}.
- (4) V_{SS} is output by increasing V_{DD} to the minimum operation voltage or more. Although V_{DD} exceeds –V_{DET} and V_{DD} is less than +V_{DET}, the output is V_{SS}.
- (5) When increasing V_{DD} to +V_{DET} or more (point B in Figure 15), the Nch transistor is OFF and the Pch transistor is ON so that V_{DD} is output. At this time, V_{DD} is output from the OUT pin after the passage of the delay time (t_D).



*1. Parasiteic diode



Figure 15 Operation 2

2. Delay circuit

The delay circuit delays the output signal to the OUT pin from the time at which the power supply voltage (V_{DD}) exceeds the release voltage ($+V_{DET}$) when V_{DD} is turned on. The output signal is not delayed when V_{DD} decreases to the detection voltage ($-V_{DET}$) or less (refer to "Figure 15 Operation 2").

The delay time (t_D) is determined by the time constant of the built-in constant current (approx. 100 nA) and the attached delay capacitor (C_D), or the delay time (t_{D0}) when the CD pin is open, and calculated from the following equation. When the C_D value is sufficiently large, the t_{D0} value can be disregarded.

 t_D [ms] = Delay coefficient × C_D [nF] + t_{D0} [ms]

Operation	Delay Coefficient				
Temperature	Min.	Тур.	Max.		
Ta = +85°C	2.82	4.20	5.72		
Ta = +25°C	4.70	5.47	6.24		
Ta = -40°C	5.64	8.40	12.01		

Table 10	Delay	Coefficient
	Delay	COEIIICIEIII

Table 11 Delay Time

Operation Temperature	Delay Time (t _{D0})			
Operation remperature	Min.	Тур.	Max.	
Ta = -40°C to +85°C	0.01 ms	0.10 ms	0.24 ms	

Caution 1. When the CD pin is open, a double pulse shown in Figure 16 may appear at release. To avoid the double pulse, attach 100 pF or larger capacitor to the CD pin. Do not apply voltage to the CD pin from the exterior.



Figure 16

- 2. Mounted board layout should be made in such a way that no current flows into or flows from the CD pin since the impedance of the CD pin is high, otherwise correct delay time cannot be provided.
- 3. There is no limit for the capacitance of C_D as long as the leakage current of the capacitor can be ignored against the built-in constant current value. Leakage current causes deviation in delay time. When the leakage current is larger than the built-in constant current, no release takes place.

3. Other characteristics

3.1 Temperature characteristics of detection voltage

The shaded area in **Figure 17** shows the temperature characteristics of detection voltage in the operation temperature range.



*1. $-V_{DET25}$ is an actual detection voltage value at Ta = +25°C.

Figure 17 Temperature Characteristics of Detection Voltage (Example for -VDET = 2.7 V)

3. 2 Temperature characteristics of release voltage

The temperature change $\frac{\Delta + V_{DET}}{\Delta Ta}$ of the release voltage is calculated by using the temperature change $\frac{\Delta - V_{DET}}{\Delta Ta}$ of the detection voltage as follows:

$$\frac{\Delta + V_{DET}}{\Delta Ta} = \frac{+V_{DET}}{-V_{DET}} \times \frac{\Delta - V_{DET}}{\Delta Ta}$$

The temperature change of the release voltage and the detection voltage has the same sign consequently.

3.3 Temperature characteristics of hysteresis voltage

The temperature change of the hysteresis voltage is expressed as $\frac{\Delta + V_{DET}}{\Delta Ta} - \frac{\Delta - V_{DET}}{\Delta Ta}$ and is calculated as follows:

$$\frac{\Delta + V_{DET}}{\Delta Ta} - \frac{\Delta - V_{DET}}{\Delta Ta} = \frac{V_{HYS}}{-V_{DET}} \times \frac{\Delta - V_{DET}}{\Delta Ta}$$

Standard Circuit



- ***1.** R is unnecessary for CMOS output product.
- *2. The delay capacitor (C_D) should be connected directly to the CD pin and the VSS pin.

Figure 18

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

Explanation of Terms

1. Detection voltage (-V_{DET})

The detection voltage is a voltage at which the output in **Figure 21** turns to "L". The detection voltage varies slightly among products of the same specification. The variation of detection voltage between the specified minimum ($-V_{DET}$ min.) and the maximum ($-V_{DET}$ max.) is called the detection voltage range (refer to **Figure 19**).

Example: In the S-1009C15, the detection voltage is either one in the range of 1.488 V \leq -V_{DET} \leq 1.512 V. This means that some S-1009C15 have -V_{DET} = 1.488 V and some have -V_{DET} = 1.512 V.

2. Release voltage (+VDET)

The release voltage is a voltage at which the output in **Figure 21** turns to "H". The release voltage varies slightly among products of the same specification. The variation of release voltages between the specified minimum (+V_{DET} min.) and the maximum (+V_{DET} max.) is called the release voltage range (refer to **Figure 20**). The range is calculated from the actual detection voltage (-V_{DET}) of a product and is in the range of $-V_{DET} \times 1.04 \le +V_{DET} \le -V_{DET} \times 1.06$.





Figure 19 Detection Voltage

Figure 20 Release Voltage



***1.** R is unnecessary for CMOS output product.

Figure 21 Test Circuit of Detection Voltage and Release Voltage

2. Hysteresis width (V_{HYS})

The hysteresis width is the voltage difference between the detection voltage and the release voltage (the voltage at point B – the voltage at point A = V_{HYS} in **"Figure 15 Operation 2"**). Setting the hysteresis width between the detection voltage and the release voltage, prevents malfunction caused by noise on the input voltage.

3. Delay time (t_D)

The delay time in the S-1009 Series is a period from the input voltage to the VDD pin exceeding the release voltage $(+V_{DET})$ until the output from the OUT pin inverts. The delay time changes according to the delay capacitor (C_D).



Figure 22 Delay Time

4. Feed-through current

Feed-through current is a current that flows instantaneously at the time of detection and release of a voltage detector. The feed-through current is large in CMOS output product, small in Nch open-drain output product.

5. Oscillation

In applications where a resistor is connected to the voltage detector input (**Figure 23**), taking a CMOS active "L" product for example, the feed-through current which is generated when the output goes from "L" to "H" (release) causes a voltage drop equal to [feed-through current] \times [input resistance] across the resistor. When the input voltage drops below the detection voltage (-V_{DET}) as a result, the output voltage goes to low level. In this state, the feed-through current stops and its resultant voltage drop disappears, and the output goes from "L" to "H". The feed-through current is then generated again, a voltage drop appears, and repeating the process finally induces oscillation.



Figure 23 Example for Bad Implementation Due to Detection Voltage Change

Precautions

- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- In CMOS output product of the S-1009 Series, the feed-through current flows at the detection and the release. If the input impedance is high, oscillation may occur due to the voltage drop by the feed-through current during releasing.
- In CMOS output product oscillation may occur when a pull-down resistor is used, and falling speed of the power supply voltage (V_{DD}) is slow near the detection voltage.
- When designing for mass production using an application circuit described herein, the product deviation and temperature characteristics of the external parts should be taken into consideration. SII Semiconductor Corporation shall not bear any responsibility for patent infringements related to products using the circuits described herein.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Characteristics (Typical Data)

1. Detection voltage (VDET) vs. Temperature (Ta)





2. Hysteresis width (V_{HYS}) vs. Temperature (Ta)

S-1009N08















3. Current consumption (Iss) vs. Input voltage (VDD)

5. Nch transistor output current (I_{OUT}) vs. V_{DS}



7. Nch transistor output current (I_{OUT}) vs. Input voltage (V_{DD})



Remark V_{DS}: Drain-to-source voltage of the output transistor

6. Pch transistor output current (I_{OUT}) vs. V_{DS} S-1009C08 Ta = +25°C



8. Pch transistor output current (I_{OUT}) vs. Input voltage (V_{DD})





9. Minimum operation voltage (Vout) vs. Input voltage (VDD)



10. Dynamic response vs. Output pin capacitance (Cout) (CD pin; open)

SUPER-LOW CURRENT CONSUMPTION SUPER HIGH-ACCURACY VOLTAGE DETECTOR WITH DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) S-1009 Series Rev.5.1_01



- Caution 1. The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.
 - When the CD pin is open, a double pulse may appear at release. To avoid the double pulse, attach 100 pF or more capacitor to the CD pin. Response time when detecting (t_{PHL}) is not affected by CD pin capacitance. Besides, response time when releasing (t_{PLH}) can be set the delay time by attaching the CD pin. Refer to "11. Delay time (t_D) vs. CD pin capacitance (C_D) (without output pin capacitance)" for details.

11. Delay time (t_D) vs. CD pin capacitance (C_D) (without output pin capacitance)





12. Delay time (t_D) vs. Temperature (Ta)

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.