

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











2-WIRE SERIAL E²PROM

www.sii-ic.com

© SII Semiconductor Corporation, 2010-2013

Rev.2.0_02_s

The S-24C256C is a 2-wire, low current consumption and wide range operation serial E^2 PROM. The S-24C256C has the capacity of 256 K-bit, and the organization is 32768 words \times 8-bit. Page write and sequential read are available.

■ Features

Operating voltage range
 Read:
 1.6 V to 5.5 V

Write: 1.7 V to 5.5 V

Page write: 64 bytes / page

Sequential read

• Operation frequency: 1.0 MHz (V_{CC} = 2.5 V to 5.5 V)

 $400 \text{ kHz} (V_{CC} = 1.6 \text{ V to } 2.5 \text{ V})$

• Write time: 5.0 ms max.

• Noise suppression: Schmitt trigger and noise filter on input pins (SCL, SDA)

Write protect function during the low power supply voltage
 Endurance: 10⁶cycles / unit*1 (Ta = +25°C)
 Data retention: 100 years (Ta = +25°C)

Memory capacity: 256 K-bit
 Write protect: 100%
 Initial shipment data: FFh
 Lead-free (Sn 100%), halogen-free*²

*1. For each unit (unit: the 4 bytes with the same address of W14 to W2)

*2. Refer to "■ Product Name Structure" for details.

■ Packages

- 8-Pin SOP (JEDEC)
- 8-Pin TSSOP

Caution

This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII Semiconductor Corporation is indispensable.

■ Pin Configurations

1. 8-Pin SOP (JEDEC)

8-Pin SOP (JEDEC) Top view




Figure 1

S-24C256CI-J8T1U4

Table 1

Pin No	Symbol	Description
1	A0	Slave address input
2	A1	Slave address input
3	A2	Slave address input
4	GND	Ground
5	SDA*1	Serial data I/O
6	SCL*1	Serial clock input
7	WP	Write protect input Connected to V _{CC} : Protection valid
		Open or connected to GND: Protection invalid
8	VCC	Power supply

^{*1.} Do not use it in high impedance.

2. 8-Pin TSSOP

8-Pin TSSOP Top view




Figure 2

S-24C256CI-T8T1U4

Table 2

Pin No	Symbol	Description
1	A0	Slave address input
2	A1	Slave address input
3	A2	Slave address input
4	GND	Ground
5	SDA*1	Serial data I/O
6	SCL*1	Serial clock input
		Write protect input
7	WP	Connected to Vcc: Protection valid
		Open or connected to GND: Protection invalid
8	VCC	Power supply

^{*1.} Do not use it in high impedance.

Remark Refer to the "Package drawings" for the details.

■ Block Diagram




Figure 3

■ Absolute Maximum Ratings

Table 3

Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	Vcc	−0.3 to +6.5	V
Input voltage	Vin	−0.3 to +6.5	V
Output voltage	Vout	−0.3 to +6.5	V
Operation ambient temperature	Topr	-40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Recommended Operating Conditions

Table 4

He m	O	0	Ta = -40°	1.1	
Item	Symbol	Condition	Min.	Max.	Unit
Power supply voltage	Vcc	Read Operation	1.6	5.5	V
	VCC	Write Operation	1.7	5.5	V
High level input voltage	I V _{IH}	V _{CC} = 1.8 V to 5.5 V	$0.7 \times V_{CC}$	5.5	V
High level input voltage		V _{CC} = 1.6 V to 1.8 V	$0.8 \times V_{CC}$	5.5	V
Low level input voltage	IVII	V _{CC} = 1.8 V to 5.5 V	-0.3	$0.3 \times V_{CC}$	V
Low level input voltage		V _{CC} = 1.6 V to 1.8 V	-0.3	$0.2 \times V_{CC}$	V

■ Pin Capacitance

Table 5

 $(Ta = +25^{\circ}C, f = 1.0 MHz, V_{CC} = 5.0 V)$

Item	Symbol	Condition	Min.	Max.	Unit
Input capacitance	Cin	V _{IN} = 0 V (SCL, A0, A1, A2, WP)	_	10	pF
I/O capacitance	Cı/o	V _{I/O} = 0 V (SDA)	_	10	pF

■ Endurance

Table 6

Item	Symbol	bol Operation Ambient Temperature		Max.	Unit
Endurance	Nw	Ta = +25°C	10 ⁶	_	cycles / unit*1

^{*1.} For each unit (unit: the 4 bytes with the same address of W14 to W2)

■ Data Retention

Table 7

Item	Symbol	Operation Ambient Temperature	Min.	Max.	Unit
Data retention	_	Ta = +25°C	100	_	year

■ DC Electrical Characteristics

Table 8

ltem	Cy year la a l	Condition	Ta = -40°C to +85°C				
			V_{CC} = 2.5 V to 5.5 V		V _{CC} = 1.6 V to 2.5 V		Unit
	Symbol		f _{SCL} = 1	.0 MHz	$f_{SCL} = 4$	00 kHz	Offic
			Min.	Max.	Min.	Max.	
Current consumption (READ)	Icc1	_	-	2.0	ı	1.5	mA

Table 9

		l Condition	Ta = -40°C to +85°C				
Item	Symbol		V_{CC} = 2.5 V to 5.5 V f_{SCL} = 1.0 MHz		V_{CC} = 1.7 V to 2.5 V f_{SCL} = 400 kHz		Unit
			Min.	Max.	Min.	Max.	
Current consumption (WRITE)	I _{CC2}	_	_	4.0	_	4.0	mA

Table 10

			Ta = -40°C to +85°C				
Item	Symbol	Condition	V _{CC} = 2.5	V_{CC} = 2.5 V to 5.5 V		V_{CC} = 1.6 V to 2.5 V	
			Min.	Max.	Min.	Max.	
Standby current consumption	I _{SB}	V _{IN} = V _{CC} or GND	_	4.0	-	3.0	μΑ
Input leakage current 1	I _{LI1}	SCL, SDA, V _{IN} = GND to V _{CC}	_	1.0	-	1.0	μА
Input leakage current 2	I _{LI2}	A0, A1, A2 V _{IN} > 0.7 × V _{CC} At standby mode	_	1.0	ı	1.0	μΑ
Output leakage current	I _{LO}	SDA V _{OUT} = GND to V _{CC}	_	1.0	-	1.0	μА
Input current 1	l _{IL}	WP V _{IN} < 0.3 × V _{CC}	_	50.0	_	50.0	μА
Input current 2	Іін	WP $V_{IN} > 0.7 \times V_{CC}$	_	2.0	_	2.0	μΑ
Input Impedance 1	Z _{IL}	WP $V_{IN} = 0.3 \times V_{CC}$	30	_	30	_	kΩ
Input Impedance 2	Z _{IH}	WP $V_{IN} = 0.7 \times V_{CC}$	500	_	500	-	kΩ
		I _{OL} = 3.2 mA	_	0.4	-	_	V
Low level output voltage	Vol	I _{OL} = 1.5 mA	_	0.3	_	0.3	V
		I _{OL} = 0.7 mA	_	0.2	_	0.2	V

■ AC Electrical Characteristics

Table 11 Measurement Conditions

Input pulse voltage	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$
Input pulse rising / falling time	20 ns or less
Output reference voltage	$0.3 \times V_{CC}$ to $0.7 \times V_{CC}$
Output load	100 pF




Figure 4 I/O Waveform during AC Measurement

Table 12

		Ta = -40°C to +85°C				
Item	Symbol	ool V _{CC} = 2.5 V to 5.5 V		V _{CC} = 1.6 V to 2.5 V		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f _{SCL}	0	1000	0	400	kHz
SCL clock time "L"	t _{LOW}	0.4	_	1.3	-	μs
SCL clock time "H"	thigh	0.3	_	0.6	_	μs
SDA output delay time	taa	0.1	0.5	0.1	0.9	μs
SDA output hold time	t _{DH}	50	_	50	1	ns
Start condition setup time	tsu.sta	0.25	_	0.6	1	μs
Start condition hold time	thd.sta	0.25	_	0.6	_	μs
Data input setup time	t _{SU.DAT}	80	_	100		ns
Data input hold time	t _{HD.DAT}	0	_	0	1	ns
Stop condition setup time	tsu.sto	0.25	_	0.6	_	μs
SCL, SDA rising time	t _R		0.3	_	0.3	μs
SCL, SDA falling time	t _F		0.3	_	0.3	μs
WP setup time	tws1	0	_	0	1	μs
WP hold time	t _{WH1}	0	_	0	1	μs
WP release setup time	tws2	0	_	0	_	μs
WP release hold time	t _{WH2}	0	_	0	_	μs
Bus release time	t _{BUF}	0.5	_	1.3		μs
Noise suppression time	tı	_	50	_	50	ns




Figure 5 Bus Timing

Table 13

Item	Symbol	Ta = -40°C to +85°C		Unit
		V_{CC} = 1.7 V to 5.5 V		
		Min.	Max.	
Write time	twR	_	5.0	ms




Figure 6 Write Cycle Timing

■ Pin Functions

1. A0, A1 and A2 (Slave address input) pins

In the S-24C256C, to set the slave address, connect each pin of A0, A1, A2 to GND or V_{CC} . Therefore the users can set 8 types of slave address by a combination of A0, A1, A2 pins.

Comparing the slave address transmitted from the master device and one that you set, makes possible to select the S-24C256C from other devices connected onto the bus.

Each A0, A1 and A2 pin has a pull-down resistor. In open, these pins have the status when they are connected to GND.

2. SDA (Serial data input / output) pin

The SDA pin is used for the bi-directional transmission of serial data. This pin is a signal input pin, and an Nch open drain output pin.

In use, generally, connect the SDA line to any other device which has the open-drain or open-collector output with Wired-OR connection by pulling up to Vcc by a resistor (**Figure 7** shows the relation with an output load).

3. SCL (Serial clock input) pin

The SCL pin is used for the serial clock input. Since the signals are processed at a rising or falling edge of the SCL clock, pay attention to the rising and falling time and comply with the specification.

4. WP (Write protect input) pin

The write protect is enabled by connecting the WP pin to V_{CC} . When not using the write protect, connect this pin to GND or set in open.




Figure 7 Output Load

■ Initial Shipment Data

Initial shipment data of all addresses is "FFh".

■ ECC Function (Error correction function)

S-24C256C Series adds 6 ECC bits for error correction to each 4 bytes with the same address of W14 to W2. The ECC function can make correction and output correct data even if wrong data of 1 bit is in the 4 bytes when reading.

In addition, the S-24C256C Series rewrites the 4 bytes used as the rewriting minimum unit and 6 ECC bits if only 1 byte data is input.

Therefore, it is recommended to rewrite data of each 4 bytes with the same address of W14 to W2 in order to get the maximum endurance in the application in which the data is rewrote frequently.

■ Operation

1. Start condition

Start is identified by a high to low transition of the SDA line while the SCL line is stable at high. Every operation begins from a start condition.

2. Stop condition

Stop is identified by a low to high transition of the SDA line while the SCL line is stable at high.

When a device receives a stop condition during a read sequence, the read operation is interrupted, and the device enters standby mode.

When a device receives a stop condition during a write sequence, the reception of the write data is halted, and the S-24C256C initiates a write cycle.




Figure 8 Start / Stop Conditions

3. Data transmission

Changing the SDA line while the SCL line is low, data is transmitted.

Changing the SDA line while the SCL line is high, a start or stop condition is recognized.




Figure 9 Data Transmission Timing

4. Acknowledge

The unit of data transmission is 8 bits. During the 9th clock cycle period the receiver on the bus pulls down the SDA line to acknowledge the receipt of the 8-bit data.

When an internal write cycle is in progress, the S-24C256C does not generate an acknowledge.




Figure 10 Acknowledge Output Timing

5. Device addressing

To start communication, the master device on the system generates a start condition to the bus line. Next, the master device sends 7-bit device address and a 1-bit read / write instruction code on to the SDA bus. The upper 4 bits of the device address are the "Device Code", and are fixed to "1010".

In the S-24C256C, successive 3 bits are the "Slave Address". These 3 bits are used to identify a device on the system bus and is compared with the predetermined value which is defined by the address input pins (A2, A1, A0). When the comparison result matches, the slave device responds with an acknowlede during the 9th clock cycle.




Figure 11 Device Address

6. Write

6. 1 Byte write

When the master sends a 7-bit device address and a 1-bit read / write instruction code set to "0", following a start condition, the S-24C256C acknowledges it. The S-24C256C then receives a upper 8-bit word address and responds with an acknowledge. And the S-24C256C receives a lower 8-bit word address and responds with an acknowledge, it receives a stop condition and that initiates the write cycle at the addressed memory.

During the write cycle all operations are forbidden and no acknowledge is generated.




Figure 12 Byte Write

6. 2 Page write

The page write mode allows up to 64 bytes to be written in a single write operation in the S-24C256C.

Its basic process to transmit data is as same as byte write, but it operates page write by sequentially receiving 8-bit write data as much data as the page size has.

When the S-24C256C receives a 7-bit device address and a 1-bit read / write instruction code set to "0", following a start condition, it generates an acknowledge. And the S-24C256C receives a upper 8-bit word address, and responds with an acknowledge. Then the S-24C256C receives a lower 8-bit word address, and responds with an acknowledge. After the S-24C256C receives 8-bit write data and responds with an acknowledge, it receives 8-bit write data corresponding to the next word address, and generates an acknowledge. The S-24C256C repeats reception of 8-bit write data and generation of acknowledge in succession. The S-24C256C can receive as many write data as the maximum page size.

Receiving a stop condition initiates a write cycle of the area starting from the designated memory address and having the page size equal to the received write data.




Figure 13 Page Write

In the S-24C256C, the lower 6 bits of the word address are automatically incremented every time when the S-24C256C receives 8-bit write data. If the size of the write data exceeds 64 bytes, the upper 9 bits of the word address remain unchanged, and the lower 6 bits are rolled over and the last 64-byte data that the S-24C256C received will be overwritten.

6. 3 Write protect

Write protect is available in the S-24C256C. When the WP pin is connected to the V_{CC} , write operation to memory area is inhibited.

When the WP pin is connected to GND or set in open, the write protect is invalid, and write operation in all memory area is available.

Fix the level of the WP pin from start condition in the write operation (byte write, page write) until stop condition. If the WP pin changes during this time, the address data being written at this time is not guaranteed. Regarding the timing of write protect, refer to **Figure 6**.

In not using the write protect, connect the WP pin to GND or set it open. The write protect is valid in the range of operation power supply voltage.

As seen in **Figure 14** when the write protect is valid, the S-24C256C does not generate an acknowledgment signal after data input.




Figure 14 Write Protect

6. 4 Acknowledge polling


Acknowledge polling is used to know the completion of the write cycle in the S-24C256C.

After the S-24C256C receives a stop condition and once starts the write cycle, all operations are inhibited and no response is made to the signal transmitted by the master device.

Accordingly the master device can recognize the completion of the write cycle in the S-24C256C by detecting a response from the slave device after transmitting the start condition, the device address and the read / write instruction code to the S-24C256C (slave device).

That is, if the S-24C256C does not generate an acknowledgment signal, the write cycle is in progress and if the S-24C256C generates an acknowledgment signal, the write cycle has been completed.

It is recommended to use the read instruction "1" as the read / write instruction code transmitted by the master device.



Remark Users are able to input word address and data after ACK output in acknowledge polling during write.

Users are able to read data after ACK output in acknowledge polling during read. However, after that users input the write instruction, a start condition may not be input during data output. Input a stop condition and the next instruction after data output and ACK output.

Figure 15 Usage Example of Acknowledge Polling

7. Read

7. 1 Current address read

Either in writing or in reading the S-24C256C holds the last accessed memory address. The memory address is maintained as long as the power voltage does not decrease less than the operating voltage.

The master device can read the data at the memory address of the current address pointer without assigning the word address as a result, when it recognizes the position of the address pointer in the S-24C256C. This is called "Current Address Read".

In the following the address counter in the S-24C256C is assumed to be "n".

When the S-24C256C receives a 7-bit device address and a 1-bit read / write instruction code set to "1" following a start condition, it responds with an acknowledge.

Next, an 8-bit data at the address "n" is sent from the S-24C256C synchronous to the SCL clock. The address counter is incremented and the content of the address counter becomes n + 1.

The master device outputs stop condition not an acknowledge, the reading of S-24C256C is ended.




Figure 16 Current Address Read

Attention should be paid to the following point on the recognition of the address pointer in the S-24C256C. In Read, the memory address counter in the S-24C256C is automatically incremented after output of the 8th bit of the data. In Write, on the other hand, the upper bits of the memory address (the upper bits of the word address*1) are left unchanged and are not incremented.

*1. The upper 9 bits of the word address

7. 2 Random read

Random read is used to read the data at an arbitrary memory address.

A dummy write is performed to load the memory address into the address counter.

When the S-24C256C receives a 7-bit device address and a 1-bit read / write instruction code set to "0" following a start condition, it responds with an acknowledge.

The S-24C256C then receives a upper 8-bit word address and responds with an acknowledge. And the S-24C256C receives a lower 8-bit word address and responds with an acknowledge. The memory address is loaded to the address counter in the S-24C256C by these operations. Reception of write data does not follow in a dummy write whereas reception of write data follows in byte write and in page write.

Since the memory address is loaded into the memory address counter by dummy write, the master device can read the data starting from the arbitrary memory address by transmitting a new start condition and performing the same operation in the current address read.

That is, when the S-24C256C receives a 7-bit device address and a 1-bit read / write instruction code set to "1", following a start condition signal, it responds with an acknowledge. Next, 8-bit data is transmitted from the S-24C256C in synchronous to the SCL clock. The master device outputs stop condition not an acknowledge, the reading of S-24C256C is ended.




Figure 17 Random Read

7. 3 Sequential read

When the S-24C256C receives a 7-bit device address and a 1-bit read / write instruction code set to "1" following a start condition both in current address read and random read, it responds with an acknowledge.

When an 8-bit data is output from the S-24C256C synchronous to the SCL clock, the address counter is automatically incremented.

When the master device responds with an acknowledge, the data at the next memory address is transmitted. Response with an acknowledge by the master device has the memory address counter in the S-24C256C incremented and makes it possible to read data in succession. This is called "Sequential Read".

The master device outputs stop condition not an acknowledge, the reading of S-24C256C is ended.

Data can be read in succession in the sequential read mode. When the memory address counter reaches the last word address, it rolls over to the first word address.




Figure 18 Sequential Read

■ Write Protect Function during the Low Power Supply Voltage

The S-24C256C has a built-in detection circuit which operates with the low power supply voltage, cancels Write when the power supply voltage drops and power-on. Its detection and release voltages are 1.50 V typ. (Refer to **Figure 19**). The S-24C256C cancels Write by detecting a low power supply voltage when it receives a stop condition. In the data trasmission and the Write operation, data in the address written during the low power supply voltage is not assurable.




Figure 19 Operation during Low Power Supply Voltage

■ Using S-24C256C

1. Adding a pull-up resistor to SDA I/O pin and SCL input pin

In consideration of I^2C -bus protocol function, the SDA I/O pins should be connected with a pull-up resistor. The S-24C256C cannot transmit normally without using a pull-up resistor.

In case that the SCL input pin of the S-24C256C is connected to the Nch open drain output pin of the master device, connect the SCL pin with a pull-up resistor. As well, in case the SCL input pin of the S-24C256C is connected to the tri-state output pin of the master device, connect the SCL pin with a pull-up resistor in order not to set it in high impedance. This prevents the S-24C256C from error caused by an uncertain output (high impedance) from the tri-state pin when resetting the master device during the voltage drop.

2. Equivalent circuit of input and I/O pin

The S-24C256C does not have a built-in pull-down or pull-up resistor for the SCL and SDA pins. The WP, A2, A1 and A0 pins have a pull-down resistor. The SDA pin has an open-drain output. The followings are equivalent circuits of the pins.




Figure 20 SCL Pin




Figure 21 SDA Pin




Figure 22 WP Pin




Figure 23 A0, A1, A2 Pins

3. Phase adjustment during S-24C256C access

The S-24C256C does not have a pin to reset (the internal circuit). The users cannot forcibly reset it externally. If the communication to the S-24C256C interrupted, the users need to handle it as you do for software.

In the S-24C256C, users are able to reset the internal circuit by inputting a start condition and a stop condition.

Although the reset signal is input to the master device, the S-24C256C's internal circuit does not go in reset, but it does by inputting a stop condition to the S-24C256C. The S-24C256C keeps the same status thus cannot do the next operation. Especially, this case corresponds to that only the master device is reset when the power supply voltage drops.

If the power supply voltage restored in this status, input the instruction after resetting (adjusting the phase with the master device) the S-24C256C. How to reset is shown below.

[How to reset S-24C256C]

The S-24C256C is able to be reset by a start and stop instructions. When the S-24C256C is reading data "0" or is outputting the acknowledgment signal, outputs "0" to the SDA line. In this status, the master device cannot output an instruction to the SDA line. In this case, terminate the acknowledgment output operation or the Read operation, and then input a start instruction. **Figure 24** shows this procedure.

First, input a start condition. Then transmit 9 clocks (dummy clock) of SCL. During this time, the master device sets the SDA line to "H". By this operation, the S-24C256C interrupts the acknowledgment output operation or data output, so input a start condition*1. When a start condition is input, the S-24C256C is reset. To make doubly sure, input the stop condition to the S-24C256C. The normal operation is then possible.




Figure 24 Resetting S-24C256C

*1. After 9 clocks (dummy clock), if the SCL clock continues to being output without inputting a start condition, S-24C256C may go in the write operation when it receives a stop condition. To prevent this, input a start condition after 9 clocks (dummy clock).

Remark Regarding this reset procedure with dummy clock, it is recommended to perform at the system initialization after applying the power supply voltage.

4. Acknowledge check

The I²C-bus protocol includes an acknowledge check function as a handshake function to prevent a communication error. This function allows detection of a communication failure during data communication between the master device and S-24C256C. This function is effective to prevent malfunction, so it is recommended to perform an acknowledge check with the master device.


5. Built-in power-on-clear circuit

The S-24C256C has a built-in power-on-clear circuit that initializes itself at the same time during power-on. Unsuccessful initialization may cause a malfunction. To operate the power-on-clear circuit normally, the following conditions must be satisfied to raise the power supply voltage.

5. 1 Raising power supply voltage


Shown in **Figure 25**, raise the power supply voltage from 0.2 V max., within the time defined as t_{RISE} which is the time required to reach the power supply voltage to be set.

For example, if the power supply voltage is 5.0 V, $t_{RISE} = 200 \text{ ms}$ seen in **Figure 26**. The power supply voltage must be raised within 200 ms.



- *1. 0 V means there is no difference in potential between the VCC pin and the GND pin of the S-24C256C.
- *2. t_{INIT} is the time required to initialize the S-24C256C. No instructions are accepted during this time.

Figure 25 Raising Power Supply Voltage



For example: If the supply voltage = 5.0 V, raise the power supply voltage to 5.0 V within 200 ms.

Figure 26 Power Supply Voltage Rise Time

When initialization is successfully completed by the power-on-clear circuit, the S-24C256C enters the standby status.

If the power-on-clear circuit does not operate;

The S-24C256C has not completed initialization, an instruction previously input is still valid or an instruction may be inappropriately recognized. In this case, S-24C256C may perform the Write operation.

The voltage drops due to power off while the S-24C256C is being accessed. Even if the master device is reset due to the low power voltage, the S-24C256C may malfunction unless the power-on-clear operation conditions of S-24C256C are satisfied.

When not keeping to the power supply voltage rise time seen in **Figure 26**, adjust the phase (reset) to reset the internal circuit in the S-24C256C normally.

5. 2 Initialization time

The S-24C256C initializes at the same time when the power supply voltage is raised. Input instructions to the S-24C256C after initialization. S-24C256C does not accept any instruction during initialization.

Figure 27 shows the initialization time of the S-24C256C.




Figure 27 Initialization Time of S-24C256C