

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# www.sii-ic.com 2-WIRE SERIAL E<sup>2</sup>PROM

© SII Semiconductor Corporation, 2009-2013

Rev.4.0 02 H

The S-24C32C/64C is a 2-wire, low current consumption and wide range operation serial  $E^2PROM$ . The S-24C32C/64C has the capacity of 32 K-bit and 64 K-bit, and the organization is 4096 words  $\times$  8-bit, 8192 words  $\times$  8-bit, respectively. Page write and sequential read are available.

#### ■ Features

• Operating voltage range Read: 1.6 V to 5.5 V

Write: 1.7 V to 5.5 V

Page write: 32 bytes / page

Sequential read

Write protect:

Operation frequency:
 400 kHz (V<sub>CC</sub> = 1.6 V to 5.5 V)

• Write time: 5.0 ms max.

• Noise suppression: Schmitt trigger and noise filter on input pins (SCL, SDA)

Write protect function during the low power supply voltage
 Endurance: 10<sup>6</sup>cycles / word\*1 (Ta = +25°C)

Data retention: 100 years (Ta = +25°C)
 Memory capacity S-24C32C: 32 K-bit S-24C64C: 64 K-bit

100%

Initial shipment data: FFh
 Lead-free (Sn 100%), halogen-free\*2

\*1. For each address (Word: 8-bit)

\*2. Refer to "■ Product Name Structure" for details.

## ■ Packages

- 8-Pin SOP (JEDEC)
- 8-Pin TSSOP
- TMSOP-8
- SNT-8A

Caution This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communication devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII Semiconductor Corporation is indispensable.

# **■** Pin Configurations

# 1. 8-Pin SOP (JEDEC)

8-Pin SOP (JEDEC) Top view




Figure 1

S-24C32CI-J8T1U3 S-24C64CI-J8T1U3

Table 1

I	Pin No	Symbol	Description
	1	A0	Slave address input
	2	A1	Slave address input
	3	A2	Slave address input
	4	GND	Ground
	5	SDA*1	Serial data I/O
	6	SCL*1	Serial clock input
	7	WP	Write protect input  Connected to Vcc: Protection valid
l	•	**!	Open or connected to GND: Protection invalid
	8	VCC	Power supply

<sup>\*1.</sup> Do not use it in high impedance.

## 2. 8-Pin TSSOP

8-Pin TSSOP Top view




Figure 2

S-24C32CI-T8T1U3 S-24C64CI-T8T1U3

Table 2

Pin No	Symbol	Description
1	A0	Slave address input
2	A1	Slave address input
3	A2	Slave address input
4	GND	Ground
5	SDA*1	Serial data I/O
6	SCL*1	Serial clock input
		Write protect input
7	WP	Connected to Vcc: Protection valid
		Open or connected to GND: Protection invalid
8	VCC	Power supply

<sup>\*1.</sup> Do not use it in high impedance.

## 3. TMSOP-8

TMSOP-8 Top view




Figure 3

S-24C32CI-K8T3U3 S-24C64CI-K8T3U3

Table 3

Pin No	Symbol	Description
1	A0	Slave address input
2	A1	Slave address input
3	A2	Slave address input
4	GND	Ground
5	SDA*1	Serial data I/O
6	SCL*1	Serial clock input
		Write protect input
7	WP	Connected to Vcc: Protection valid
		Open or connected to GND: Protection invalid
8	VCC	Power supply

<sup>\*1.</sup> Do not use it in high impedance.

## 4. SNT-8A

SNT-8A Top view



Figure 4

S-24C32CI-I8T1U3

Table 4

Pin No	Symbol	Description					
1	A0	Slave address input					
2	A1	Slave address input	Slave address input				
3	A2	Slave address input					
4	GND	Ground					
5	SDA*1	Serial data I/O					
6	SCL*1	Serial clock input					
		Write protect input					
7	WP	Connected to V <sub>CC</sub> : Prote	ection valid				
		Open or connected to GND: Protection inval					
8	VCC	Power supply					

<sup>\*1.</sup> Do not use it in high impedance.

 $\mbox{\bf Remark }$  Refer to the " $\mbox{\bf Package drawings}$  for the details.

# **■** Block Diagram




Figure 5

# ■ Absolute Maximum Ratings

Table 5

Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	Vcc	−0.3 to +6.5	V
Input voltage	V <sub>IN</sub>	−0.3 to +6.5	V
Output voltage	Vout	−0.3 to +6.5	V
Operation ambient temperature	Topr	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	−65 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

# **■** Recommended Operating Conditions

Table 6

ltom.	Cymbol	Condition	Ta = -40°0	Lloit	
Item	Symbol	Condition	Min.	Max.	Unit
Davier comply valters	Vac	Read Operation	1.6	5.5	V
Power supply voltage	ge V <sub>IH</sub> V <sub>C</sub>	Write Operation	1.7	5.5	V
High level input voltage	$V_{IH}$	V <sub>CC</sub> = 1.6 V to 5.5 V	$0.7 \times V_{CC}$	5.5	V
Low level input voltage	VIL	V <sub>CC</sub> = 1.6 V to 5.5 V	-0.3	$0.3 \times V_{CC}$	V

# **■** Pin Capacitance

Table 7

 $(Ta = +25^{\circ}C, f = 1.0 MHz, V_{CC} = 5.0 V)$ 

		(10	a - +25 C, 1 -	1.0 WILLS, VCC	; - 3.0 v)
Item	Symbol	Condition	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V (SCL, A0, A1, A2, WP)	_	10	pF
I/O capacitance	Cı/o	V <sub>I/O</sub> = 0 V (SDA)	_	10	pF

## **■** Endurance

Table 8

Item	Symbol	Operation Ambient Temperature	Min.	Max.	Unit
Endurance	N <sub>W</sub>	Ta = +25°C	10 <sup>6</sup>	-	cycles / word*1

<sup>\*1.</sup> For each address (Word: 8-bit)

## ■ Data Retention

Table 9

Item	Symbol	Operation Ambient Temperature	Min.	Max.	Unit
Data retention	_	Ta = +25°C	100	_	year

# **■ DC Electrical Characteristics**

Table 10

Item	Symbol	Condition	$Ta = -40^{\circ}$ $V_{CC} = 1.6$ $f_{SCL} = 4$	Unit	
			Min.	Max.	
Current consumption (READ)	Icc1	_	-	0.8	mA

Table 11

			Ta = -40°0	Unit	
Itom	Symbol	Condition	$V_{CC} = 1.7$		
Item			$f_{SCL} = 400 \text{ kHz}$		
			Min.	Max.	
Current consumption (WRITE)	I <sub>CC2</sub>	_	-	4.0	mA

Table 12

			Ta = -40°C to +85°C						
Item	Symbol	Condition	$V_{CC} = 2.5$	V to 5.5 V	V <sub>CC</sub> = 1.8	V to 5.5 V	V <sub>CC</sub> = 1.6	V to 1.8 V	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Standby current consumption	I <sub>SB</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	-	4.5	_	4.5	-	2.0	μА
Input leakage current 1	I <sub>LI1</sub>	SCL, SDA, V <sub>IN</sub> = GND to V <sub>CC</sub>	_	1.0	_	1.0	_	1.0	μΑ
Input leakage current 2	I <sub>LI2</sub>	A0, A1, A2 $V_{IN} > 0.7 \times V_{CC}$ At standby mode	-	1.0	-	1.0	-	1.0	μΑ
Output leakage current	I <sub>LO</sub>	SDA $V_{OUT} = GND \text{ to } V_{CC}$	_	1.0	_	1.0	_	1.0	μА
Input current 1	lıL	WP $V_{IN} < 0.3 \times V_{CC}$	_	50.0	_	50.0	_	50.0	μΑ
Input current 2	Іін	WP $V_{IN} > 0.7 \times V_{CC}$	-	2.0	_	2.0	_	2.0	μА
Input Impedance 1	ZıL	WP $V_{IN} = 0.3 \times V_{CC}$	30	1	30	-	30	I	kΩ
Input Impedance 2	Z <sub>IH</sub>	WP $V_{IN} = 0.7 \times V_{CC}$	500	-	500	_	500	-	kΩ
		I <sub>OL</sub> = 3.2 mA	-	0.4	_	_	-	_	V
Low level output voltage	Vol	I <sub>OL</sub> = 1.5 mA	_	0.3	_	0.3	_	0.3	V
		$I_{OL} = 0.7 \text{ mA}$	_	0.2	_	0.2	_	0.2	V

## ■ AC Electrical Characteristics

**Table 13 Measurement Conditions** 

Input pulse voltage	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$	
Input pulse rising / falling time	20 ns or less	
Output reference voltage	$0.3 \times V_{CC}$ to $0.7 \times V_{CC}$	
Output load	100 pF	




Figure 6 I/O Waveform during AC Measurement

Table 14

Item		Ta = -40°C to +85°C		Unit
	Symbol	V <sub>CC</sub> = 1.6 V to 5.5 V		
		Min.	Max.	
SCL clock frequency	f <sub>SCL</sub>	0	400	kHz
SCL clock time "L"	t <sub>LOW</sub>	1.3	_	μs
SCL clock time "H"	tніgн	0.6	_	μs
SDA output delay time	taa	0.1	0.9	μs
SDA output hold time	t <sub>DH</sub>	50	_	ns
Start condition setup time	tsu.sta	0.6	_	μs
Start condition hold time	thd.sta	0.6	_	μs
Data input setup time	t <sub>SU.DAT</sub>	100	_	ns
Data input hold time	thd.dat	0	_	ns
Stop condition setup time	tsu.sto	0.6	_	μs
SCL, SDA rising time	<b>t</b> <sub>R</sub>	_	0.3	μs
SCL, SDA falling time	t <sub>F</sub>	_	0.3	μs
WP setup time	tws1	0	_	μs
WP hold time	tw <sub>H1</sub>	0	_	μs
WP release setup time	tws2	0	_	μs
WP release hold time	t <sub>WH2</sub>	0		μs
Bus release time	<b>t</b> BUF	1.3	_	μs
Noise suppression time	tı		50	ns




Figure 7 Bus Timing

Table 15

	Symbol	Ta = -40°C to +85°C		Unit
Item		$V_{CC}$ = 1.7 V to 5.5 V		
		Min.	Max.	
Write time	twr	-	5.0	ms




Figure 8 Write Cycle Timing

#### ■ Pin Functions

## 1. A0, A1 and A2 (Slave Address Input) Pins

In the S-24C32C/64C, to set the slave address, connect each pin of A0, A1, A2 to GND or Vcc. Therefore the users can set 8 types of slave address by a combination of A0, A1, A2 pins.

Comparing the slave address transmitted from the master device and one that you set, makes possible to select the S-24C32C/64C from other devices connected onto the bus.

Each A0, A1 and A2 pin has a pull-down resistor. In open, these pins have the status when they are connected to GND.

#### 2. SDA (Serial Data Input / Output) Pin

The SDA pin is used for the bi-directional transmission of serial data. This pin is a signal input pin, and an Nch open drain output pin.

In use, generally, connect the SDA line to any other device which has the open-drain or open-collector output with Wired-OR connection by pulling up to Vcc by a resistor (**Figure 9** shows the relation with an output load).

## 3. SCL (Serial Clock Input) Pin

The SCL pin is used for the serial clock input. Since the signals are processed at a rising or falling edge of the SCL clock, pay attention to the rising and falling time and comply with the specification.

## 4. WP (Write Protect Input) Pin

The write protect is enabled by connecting the WP pin to  $V_{CC}$ . When not using the write protect, connect this pin to GND or set in open.




Figure 9 Output Load

## ■ Initial Shipment Data

Initial shipment data of all addresses is "FFh".

## ■ Operation

## 1. Start Condition

Start is identified by a high to low transition of the SDA line while the SCL line is stable at high. Every operation begins from a start condition.

## 2. Stop Condition

Stop is identified by a low to high transition of the SDA line while the SCL line is stable at high.

When a device receives a stop condition during a read sequence, the read operation is interrupted, and the device enters standby mode.

When a device receives a stop condition during a write sequence, the reception of the write data is halted, and the S-24C32C/64C initiates a write cycle.




Figure 10 Start / Stop Conditions

#### 3. Data Transmission

Changing the SDA line while the SCL line is low, data is transmitted.

Changing the SDA line while the SCL line is high, a start or stop condition is recognized.




Figure 11 Data Transmission Timing

## 4. Acknowledge

The unit of data transmission is 8 bits. During the 9th clock cycle period the receiver on the bus pulls down the SDA line to acknowledge the receipt of the 8-bit data.

When an internal write cycle is in progress, the device does not generate an acknowledge.




Figure 12 Acknowledge Output Timing

## 5. Device Addressing

To start communication, the master device on the system generates a start condition to the bus line. Next, the master device sends 7-bit device address and a 1-bit read / write instruction code on to the SDA bus. The upper 4 bits of the device address are the "Device Code", and are fixed to "1010".

In the S-24C32C/64C, successive 3 bits are the "Slave Address". These 3 bits are used to identify a device on the system bus and is compared with the predetermined value which is defined by the address input pins (A2, A1, A0). When the comparison result matches, the slave device responds with an acknowlede during the 9th clocks cycle.





Figure 13 Device Address

#### 6. Write

#### 6. 1 Byte write

When the master sends a 7-bit device address and a 1-bit read / write instruction code set to "0", following a start condition, the S-24C32C/64C acknowledges it. The S-24C32C/64C then receives a upper 8-bit word address and responds with an acknowledge. And the S-24C32C/64C receives a lower 8-bit word address and responds with an acknowledge. After the S-24C32C/64C receives 8-bit write data and responds with an acknowledge, it receives a stop condition and that initiates the write cycle at the addressed memory.

During the write cycle all operations are forbidden and no acknowledge is generated.



Remark In the S-24C32C, W12 = Don't care.

Figure 14 Byte Write


## 6. 2 Page write

The page write mode allows up to 32 bytes to be written in a single write operation in the S-24C32C/64C. Its basic process to transmit data is as same as byte write, but it operates page write by sequentially receiving 8-

bit write data as much data as the page size has.

When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to "0", following a start condition, it generates an acknowledge. And the S-24C32C/64C receives a upper 8-bit word address, and responds with an acknowledge. Then the S-24C32C/64C receives a lower 8-bit word address, and responds with an acknowledge. After the S-24C32C/64C receives 8-bit write data and responds with an acknowledge, it receives 8-bit write data corresponding to the next word address, and generates an acknowledge. The S-24C32C/64C repeats reception of 8-bit write data and generation of acknowledge in succession. The S-24C32C/64C can receive as many write data as the maximum page size.

Receiving a stop condition initiates a write cycle of the area starting from the designated memory address and having the page size equal to the received write data.



Remark In the S-24C32C, W12 = Don't care.

Figure 15 Page Write

In the S-24C32C, the lower 5 bits of the word address are automatically incremented every time when the S-24C32C/64C receives 8-bit write data. If the size of the write data exceeds 32 bytes, the upper 7 bits of the word address remain unchanged, and the lower 5 bits are rolled over and the last 32-byte data that the S-24C32C received will be overwritten.

In the S-24C64C, the lower 5 bits of the word address are automatically incremented every time when the S-24C32C/64C receives 8-bit write data. If the size of the write data exceeds 32 bytes, the upper 8 bits of the word address remain unchanged, and the lower 5 bits are rolled over and the last 32-byte data that the S-24C64C received will be overwritten.

## 6. 3 Write protect


Write protect is available in the S-24C32C/64C. When the WP pin is connected to the  $V_{\text{CC}}$ , write operation to memory area is inhibited.

When the WP pin is connected to GND or set in open, the write protect is invalid, and write operation in all memory area is available.

Fix the level of the WP pin from start condition in the write operation (byte write, page write) until stop condition. If the WP pin changes during this time, the address data being written at this time is not guaranteed. Regarding the timing of write protect, refer to **Figure 8**.

In not using the write protect, connect the WP pin to GND or set it open. The write protect is valid in the range of operation power supply voltage.

As seen in **Figure 16** when the write protect is valid, the S-24C32C/64C does not generate an acknowledgment signal after data input.



Remark In the S-24C32C, W12 = Don't care.

Figure 16 Write Protect

## 6. 4 Acknowledge polling


Acknowledge polling is used to know the completion of the write cycle in the S-24C32C/64C.

After the S-24C32C/64C receives a stop condition and once starts the write cycle, all operations are inhibited and no response is made to the signal transmitted by the master device.

Accordingly the master device can recognize the completion of the write cycle in the S-24C32C/64C by detecting a response from the slave device after transmitting the start condition, the device address and the read / write instruction code to the S-24C32C/64C (slave device).

That is, if the S-24C32C/64C does not generate an acknowledgment signal, the write cycle is in progress and if the S-24C32C/64C generates an acknowledgment signal, the write cycle has been completed.

It is recommended to use the read instruction "1" as the read / write instruction code transmitted by the master device.



Remark

Users are able to input word address and data after ACK output in acknowledge polling during write.

Users are able to read data after ACK output in acknowledge polling during read. However, after that users input the write instruction, a start condition may not be input during data output. Input a stop condition and the next instruction after data output and ACK output.

Figure 17 Usage Example of Acknowledge Polling

#### 7. Read

## 7. 1 Current address read

Either in writing or in reading the S-24C32C/64C holds the last accessed memory address. The memory address is maintained as long as the power voltage does not decrease less than the operating voltage.

The master device can read the data at the memory address of the current address pointer without assigning the word address as a result, when it recognizes the position of the address pointer in the S-24C32C/64C. This is called "Current Address Read".

In the following the address counter in the S-24C32C/64C is assumed to be "n".

When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to "1" following a start condition, it responds with an acknowledge.

Next, an 8-bit data at the address "n" is sent from the S-24C32C/64C synchronous to the SCL clock. The address counter is incremented and the content of the address counter becomes n+1.

The master device outputs stop condition not an acknowledge, the reading of S-24C32C/64C is ended.




Figure 18 Current Address Read

Attention should be paid to the following point on the recognition of the address pointer in the S-24C32C/64C. In Read, the memory address counter in the S-24C32C/64C is automatically incremented after output of the 8th bit of the data. In Write, on the other hand, the upper bits of the memory address (the upper bits of the word address\*1) are left unchanged and are not incremented.

**\*1.** In the S-24C32C, the upper 7 bits of the word address. In the S-24C64C, the upper 8 bits of the word address.

#### 7. 2 Random read

Random read is used to read the data at an arbitrary memory address.


A dummy write is performed to load the memory address into the address counter.

When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to "0" following a start condition, it responds with an acknowledge.

The S-24C32C/64C then receives a upper 8-bit word address and responds with an acknowledge. And the S-24C32C/64C receives a lower 8-bit word address and responds with an acknowledge. The memory address is loaded to the address counter in the S-24C32C/64C by these operations. Reception of write data does not follow in a dummy write whereas reception of write data follows in byte write and in page write.

Since the memory address is loaded into the memory address counter by dummy write, the master device can read the data starting from the arbitrary memory address by transmitting a new start condition and performing the same operation in the current address read.

That is, when the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to "1", following a start condition signal, it responds with an acknowledge. Next, 8-bit data is transmitted from the S-24C32C/64C in synchronous to the SCL clock. The master device outputs stop condition not an acknowledge, the reading of S-24C32C/64C is ended.



Remark In the S-24C32C, W12 = Don't care.

Figure 19 Random Read

## 7. 3 Sequential read

When the S-24C32C/64C receives a 7-bit device address and a 1-bit read / write instruction code set to "1" following a start condition both in current address read and random read, it responds with an acknowledge.

When an 8-bit data is output from the S-24C32C/64C synchronous to the SCL clock, the address counter is automatically incremented.

When the master device responds with an acknowledge, the data at the next memory address is transmitted. Response with an acknowledge by the master device has the memory address counter in the S-24C32C/64C incremented and makes it possible to read data in succession. This is called "Sequential Read".

The master device outputs stop condition not an acknowledge, the reading of S-24C32C/64C is ended.

Data can be read in succession in the sequential read mode. When the memory address counter reaches the last word address, it rolls over to the first word address.




Figure 20 Sequential Read

## ■ Write Protect Function during the Low Power Supply Voltage

The S-24C32C/64C has a built-in detection circuit which operates with the low power supply voltage, cancels Write when the power supply voltage drops and power-on. Its detection and release voltages are 1.20 V typ. (Refer to **Figure 21**). The S-24C32C/64C cancels Write by detecting a low power supply voltage when it receives a stop condition. In the data trasmission and the Write operation, data in the address written during the low power supply voltage is not assurable.




Figure 21 Operation during Low Power Supply Voltage

## ■ Using S-24C32C/64C

## 1. Adding a pull-up resistor to SDA I/O pin and SCL input pin

In consideration of  $I^2C$ -bus protocol function, the SDA I/O pins should be connected with a pull-up resistor. The S-24C32C/64C cannot transmit normally without using a pull-up resistor.

In case that the SCL input pin of the S-24C32C/64C is connected to the Nch open drain output pin of the master device, connect the SCL pin with a pull-up resistor. As well, in case the SCL input pin of the S-24C32C/64C is connected to the tri-state output pin of the master device, connect the SCL pin with a pull-up resistor in order not to set it in high impedance. This prevents the S-24C32C/64C from error caused by an uncertain output (high impedance) from the tri-state pin when resetting the master device during the voltage drop.

## 2. Equivalent circuit of input and I/O pin

The S-24C32C/64C does not have a built-in pull-down or pull-up resistor for the SCL and SDA pins. The WP, A2, A1 and A0 pins have a pull-down resistor. The SDA pin has an open-drain output. The followings are equivalent circuits of the pins.




Figure 22 SCL Pin




Figure 23 SDA Pin




Figure 24 WP Pin




Figure 25 A0, A1, A2 Pins

#### 3. Phase adjustment during S-24C32C/64C access

The S-24C32C/64C does not have a pin to reset (the internal circuit). The users cannot forcibly reset it externally. If the communication to the S-24C32C/64C interrupted, the users need to handle it as you do for software.

In the S-24C32C/64C, users are able to reset the internal circuit by inputting a start condition and a stop condition.

Although the reset signal is input to the master device, the S-24C32C/64C's internal circuit does not go in reset, but it does by inputting a stop condition to the S-24C32C/64C. The S-24C32C/64C keeps the same status thus cannot do the next operation. Especially, this case corresponds to that only the master device is reset when the power supply voltage drops.

If the power supply voltage restored in this status, input the instruction after resetting (adjusting the phase with the master device) the S-24C32C/64C. How to reset is shown below.

#### [How to reset S-24C32C/64C]

The S-24C32C/64C is able to be reset by a start and stop instructions. When the S-24C32C/64C is reading data "0" or is outputting the acknowledgment signal, outputs "0" to the SDA line. In this status, the master device cannot output an instruction to the SDA line. In this case, terminate the acknowledgment output operation or the Read operation, and then input a start instruction. **Figure 26** shows this procedure.

First, input a start condition. Then transmit 9 clocks (dummy clock) of SCL. During this time, the master device sets the SDA line to "H". By this operation, the S-24C32C/64C interrupts the acknowledgment output operation or data output, so input a start condition\*1. When a start condition is input, the S-24C32C/64C is reset. To make doubly sure, input the stop condition to the S-24C32C/64C. The normal operation is then possible.




Figure 26 Resetting S-24C32C/64C

\*1. After 9 clocks (dummy clock), if the SCL clock continues to being output without inputting a start condition, S-24C32C/64C may go in the write operation when it receives a stop condition. To prevent this, input a start condition after 9 clocks (dummy clock).

**Remark** Regarding this reset procedure with dummy clock, it is recommended to perform at the system initialization after applying the power supply voltage.

## 4. Acknowledge check

The I<sup>2</sup>C-bus protocol includes an acknowledge check function as a handshake function to prevent a communication error. This function allows detection of a communication failure during data communication between the master device and S-24C32C/64C. This function is effective to prevent malfunction, so it is recommended to perform an acknowledge check with the master device.


## 5. Built-in power-on-clear circuit

The S-24C32C/64C has a built-in power-on-clear circuit that initializes itself at the same time during power-on. Unsuccessful initialization may cause a malfunction. To operate the power-on-clear circuit normally, the following conditions must be satisfied to raise the power supply voltage.

## 5. 1 Raising power supply voltage


Shown in **Figure 27**, raise the power supply voltage from 0.2 V max., within the time defined as t<sub>RISE</sub> which is the time required to reach the power supply voltage to be set.

For example, if the power supply voltage is 5.0 V,  $t_{RISE} = 200 \text{ ms}$  seen in **Figure 28**. The power supply voltage must be raised within 200 ms.



- \*1. 0 V means there is no difference in potential between the VCC pin and the GND pin of the S-24C32C/64C.
- \*2. t<sub>INIT</sub> is the time required to initialize the S-24C32C/64C. No instructions are accepted during this time.

Figure 27 Raising Power Supply Voltage



For example: If the power supply voltage = 5.0 V, raise the voltage to 5.0 V within 200 ms.

Figure 28 Power Supply Voltage Rise Time

When initialization is successfully completed by the power-on-clear circuit, the S-24C32C/64C enters the standby status.

If the power-on-clear circuit does not operate;

The S-24C32C/64C has not completed initialization, an instruction previously input is still valid or an instruction may be inappropriately recognized. In this case, S-24C32C/64C may perform the Write operation.

The voltage drops due to power off while the S-24C32C/64C is being accessed. Even if the master device is reset due to the low power voltage, the S-24C32C/64C may malfunction unless the power-on-clear operation conditions of S-24C32C/64C are satisfied.

When not keeping to the power supply voltage rise time seen in **Figure 28**, adjust the phase (reset) to reset the internal circuit in the S-24C32C/64C normally.