

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# S-5716 Series

# LOW CURRENT CONSUMPTION BOTH POLES / UNIPOLAR DETECTION TYPE HALL IC

www.sii-ic.com

© SII Semiconductor Corporation, 2011-2015

Rev.1.6\_01

The S-5716 Series, developed by CMOS technology, is a high-accuracy Hall IC that operates with low current consumption. The output voltage changes when the S-5716 Series detects the intensity level of magnetic flux density. Using the S-5716 Series with a magnet makes it possible to detect the open / close in various devices.

High-density mounting is possible by using the small SOT-23-3 package or the super small SNT-4A package.

Due to its high-accuracy magnetic characteristics, the S-5716 Series can make operation's dispersion in the system combined with magnet smaller.

Caution This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII Semiconductor Corporation is indispensable.

#### ■ Features

• Pole detection\*1: Detection of both poles, S pole or N pole

• Detection logic for magnetism\*1: Active "L", active "H"

• Output form\*1: Nch open-drain output, CMOS output

• Magnetic sensitivity\*1:  $B_{OP} = 1.8 \text{ mT typ.}$ 

 $B_{OP} = 3.0 \text{ mT typ.}$   $B_{OP} = 3.4 \text{ mT typ.}$   $B_{OP} = 4.5 \text{ mT typ.}$  $B_{OP} = 7.0 \text{ mT typ.}$ 

• Operating cycle (current consumption): Product with both poles detection

 $t_{CYCLE}$  = 50.50 ms ( $I_{DD}$  = 4.0  $\mu$ A) typ. Product with S pole or N pole detection  $t_{CYCLE}$  = 50.85 ms ( $I_{DD}$  = 2.6  $\mu$ A) typ.

Power supply voltage range: V<sub>DD</sub> = 2.7 V to 5.5 V
 Operation temperature range: Ta = -40°C to +85°C

• Lead-free (Sn 100%), halogen-free

\*1. The option can be selected.

# ■ Applications

- Plaything, portable game
- Home appliance
- Housing equipment
- Industrial equipment

# ■ Packages

- SOT-23-3
- SNT-4A

# **■** Block Diagrams

# 1. Nch open-drain output product





Figure 1

\*1. Parasitic diode

2. CMOS output product




\*1. Parasitic diode

Figure 2

#### **■ Product Name Structure**

#### 1. Product name



<sup>\*1.</sup> Refer to the tape drawing.

# 2. Packages

Table 1 Package Drawing Codes

Package name	Dimension	Tape	Reel	Land
SOT-23-3	MP003-C-P-SD	MP003-C-C-SD	MP003-Z-R-SD	_
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD

#### 3. Product name list

# 3. 1 SOT-23-3

# 3. 1. 1 Nch open-drain output product

Table 2

Product Name	Operating Cycle (tcycle)	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B <sub>OP</sub> )
S-5716ANDL0-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	1.8 mT typ.
S-5716ANDL1-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	3.0 mT typ.
S-5716ANDL2-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	4.5 mT typ.
S-5716ANDL3-M3T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	7.0 mT typ
S-5716ANSL0-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	1.8 mT typ.
S-5716ANSL1-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	3.0 mT typ.
S-5716ANSL2-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	4.5 mT typ.
S-5716ANSL3-M3T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	7.0 mT typ.

**Remark** Please contact our sales office for products other than the above.

# 3. 1. 2 CMOS output product

Table 3

Product Name	Operating Cycle (tcycle)	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (Bop)
S-5716ACDL0-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	1.8 mT typ.
S-5716ACDL1-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5716ACDL7-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	3.4 mT typ.
S-5716ACDL2-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	4.5 mT typ.
S-5716ACDL3-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	7.0 mT typ
S-5716ACDH0-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	1.8 mT typ.
S-5716ACDH1-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5716ACDH2-M3T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	4.5 mT typ.
S-5716ACSL0-M3T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	1.8 mT typ.
S-5716ACSL1-M3T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.
S-5716ACSL2-M3T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	4.5 mT typ.

Remark Please contact our sales office for products other than the above.

#### 3. 2 SNT-4A

# 3. 2. 1 Nch open-drain output product

Table 4

Product Name	Operating Cycle (tcycle)	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B <sub>OP</sub> )
S-5716ANDL0-I4T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	1.8 mT typ.
S-5716ANDL1-I4T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	3.0 mT typ.
S-5716ANDL2-I4T1U	50.50 ms typ.	Nch open-drain output	Both poles	Active "L"	4.5 mT typ.
S-5716ANSL0-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	1.8 mT typ.
S-5716ANSL1-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	3.0 mT typ.
S-5716ANSL2-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	4.5 mT typ.
S-5716ANSL3-I4T1U	50.85 ms typ.	Nch open-drain output	S pole	Active "L"	7.0 mT typ.

**Remark** Please contact our sales office for products other than the above.

# 3. 2. 2 CMOS output product

Table 5

Product Name	Operating Cycle (tcycle)	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (Bop)
S-5716ACDL0-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	1.8 mT typ.
S-5716ACDL1-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	3.0 mT typ.
S-5716ACDL2-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "L"	4.5 mT typ.
S-5716ACDH0-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	1.8 mT typ.
S-5716ACDH1-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	3.0 mT typ.
S-5716ACDH2-I4T1U	50.50 ms typ.	CMOS output	Both poles	Active "H"	4.5 mT typ.
S-5716ACSL0-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	1.8 mT typ.
S-5716ACSL1-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	3.0 mT typ.
S-5716ACSL2-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "L"	4.5 mT typ.
S-5716ACSH0-I4T1U	50.85 ms typ.	CMOS output	S pole	Active "H"	1.8 mT typ.

**Remark** Please contact our sales office for products other than the above.

# **■** Pin Configurations

# 1. SOT-23-3

Top view

1
H

Figure 3

# Table 6

Pin No.	Symbol	Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

# 2. SNT-4A

Top view



Figure 4

Table 7

Pin No.	Symbol	Description
1	VDD	Power supply pin
2	VSS	GND pin
3	NC*1	No connection
4	OUT	Output pin

<sup>\*1.</sup> The NC pin is electrically open.

The NC pin can be connected to the VDD pin or the VSS pin.

# ■ Absolute Maximum Ratings

Table 8

(Ta =  $+25^{\circ}$ C unless otherwise specified)

	Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage		$V_{DD}$	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V
Output current		l <sub>out</sub>	±2.0	mA
Output voltage	Nch open-drain output product	Va	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V
Output voltage	CMOS output product	Vouт	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3$	V
Power dissination	SOT-23-3	P <sub>D</sub>	430*1	mW
Power dissipation SNT-4A		רט	300 <sup>*1</sup>	mW
Operation ambient temperature		Topr	-40 to +85	°C
Storage temperatur	re	T <sub>stg</sub>	-40 to +125	°C

**<sup>\*1.</sup>** When mounted on board

[Mounted board]

(1) Board size: 114.3 mm  $\times$  76.2 mm  $\times$  t1.6 mm (2) Name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 5 Power Dissipation of Package (When Mounted on Board)

# **■** Electrical Characteristics

# 1. Product with both poles detection

#### 1. 1 S-5716AxDxx

#### Table 9

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			( ) ==	•, •00				
Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		_	2.7	5.0	5.5	V	_
Current consumption	I <sub>DD</sub>	Average value		ı	4.0	8.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 2 mA	ı	_	0.4	<b>V</b>	2
Output voltage Vou	V <sub>OUT</sub>		Output transistor Nch, I <sub>OUT</sub> = 2 mA	-	-	0.4	>	2
		CMOS output product	Output transistor Pch, I <sub>OUT</sub> = -2 mA	V <sub>DD</sub> – 0.4	_	_	>	3
Leakage current	I <sub>LEAK</sub>	Nch open-drain output p Output transistor Nch, \		1	-	1	μΑ	4
Awake mode time	t <sub>AW</sub>		_	ı	0.10	_	ms	_
Sleep mode time	tsL	-		_	50.40	_	ms	-
Operating cycle	tcycle	taw + tsL		-	50.50	100.00	ms	_

# 2. Product with S pole or N pole detection

# 2. 1 S-5716AxSxx, S-5716AxNxx

Table 10

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	$V_{DD}$		_	2.7	5.0	5.5	V	_
Current consumption	I <sub>DD</sub>	Average value		_	2.6	5.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I <sub>OUT</sub> = 2 mA	-	_	0.4	>	2
Output voltage	Vout	CMOC autout product	Output transistor Nch, I <sub>OUT</sub> = 2 mA	-	_	0.4	>	2
		CMOS output product	Output transistor Pch, I <sub>OUT</sub> = -2 mA	V <sub>DD</sub> – 0.4	_	_	<b>V</b>	3
Leakage current	ILEAK	Nch open-drain output p Output transistor Nch, \		-	-	1	μΑ	4
Awake mode time	t <sub>AW</sub>		-		0.05	_	ms	_
Sleep mode time	t <sub>SL</sub>	-		_	50.80	_	ms	_
Operating cycle	tcycle	t <sub>AW</sub> + t <sub>SL</sub>		_	50.85	100.00	ms	_

# ■ Magnetic Characteristics

# 1. Product with both poles detection

#### 1. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

Table 11

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	B <sub>OPS</sub>	-	0.9	1.8	2.7	mT	5
Operation point*1	N pole	B <sub>OPN</sub>	_	-2.7	-1.8	-0.9	mT	5
Dalagas naint*2	S pole	B <sub>RPS</sub>	_	0.3	1.2	2.2	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-2.2	-1.2	-0.3	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	ı	0.6	ı	mT	5
mysteresis width *	N pole	B <sub>HYSN</sub>	B <sub>HYSN</sub> =  B <sub>OPN</sub> - B <sub>RPN</sub>	_	0.6	_	mT	5

#### 1. 2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

#### Table 12

(Ta =  $\pm 25$ °C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			(	0,	,			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	1.4	3.0	4.0	mT	5
Operation point*1	N pole	BOPN	_	-4.0	-3.0	-1.4	mT	5
Dalagas naint*2	S pole	B <sub>RPS</sub>	_	1.1	2.2	3.7	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-3.7	-2.2	-1.1	mT	5
Llyetereeie wielth*3	S pole	BHYSS	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	_	0.8	_	mT	5
Hysteresis width*3	N pole	BHYSN	BHYSN =  BOPN - BRPN	_	8.0	_	mT	5

#### 1. 3 Product with $B_{OP} = 3.4 \text{ mT typ.}$

# Table 13

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Item		Condition	Min.	Тур.	Max.	Unit	Test Circuit
S S	S pole	Bops	_	2.0	3.4	5.6	mT	5
Operation point*1	N pole	BOPN	_	-5.6	-3.4	-2.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	1.5	2.6	4.2	mT	5
Release point -	N pole	B <sub>RPN</sub>	_	-4.2	-2.6	-1.5	mT	5
Uvetereeie width*3	S pole	B <sub>H</sub> YSS	B <sub>H</sub> YSS = B <sub>OPS</sub> - B <sub>RPS</sub>	ı	0.8	_	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	B <sub>H</sub> YSN =  B <sub>OPN</sub> - B <sub>RPN</sub>		0.8	_	mT	5

# 1. 4 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 14

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

	<b>O</b> , • DD	0.0 1, 100	0 1 01110	co ou lor	moo opoomoa,			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	2.5	4.5	6.0	mT	5
Operation point*1	N pole	B <sub>OPN</sub>	_	-6.0	-4.5	-2.5	mT	5
Dalagas naint*2	S pole	B <sub>RPS</sub>	_	2.0	3.5	5.5	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-5.5	-3.5	-2.0	mT	5
Hysteresis width*3 F	S pole	B <sub>H</sub> YSS	B <sub>H</sub> YSS = B <sub>OPS</sub> - B <sub>RPS</sub>	-	1.0	_	mT	5
	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	1	1.0	_	mT	5

#### 1. 5 Product with $B_{OP} = 7.0 \text{ mT typ.}$

#### Table 15

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	5.0	7.0	8.5	mT	5
Operation point	N pole	B <sub>OPN</sub>	_	-8.5	-7.0	-5.0	mT	5
S pole		B <sub>RPS</sub>	_	3.7	5.2	7.2	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-7.2	-5.2	-3.7	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	ı	1.8	ı	mT	5
Hysteresis width *	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	-	1.8	-	mT	5

# 2. Product with S pole detection

#### 2. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

#### Table 16

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			/:~ :=	• •, • •	0.0 1, 100	0 1 00	00 04.10.1	mee epeemean
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	-	0.9	1.8	2.7	mT	5
Release point*2	S pole	B <sub>RPS</sub>	-	0.3	1.2	2.2	mT	5
Hysteresis width*3	S pole	B <sub>H</sub> yss	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	_	0.6	_	mT	5

#### 2. 2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

# Table 17

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			\\	0,	0.0 1, 100	0 1 00	00 04.10.1	mee epeemean
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	1.4	3.0	4.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	1.1	2.2	3.7	mT	5
Hysteresis width*3	S pole	B <sub>H</sub> YSS	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	_	0.8	_	mT	5

# 2. 3 Product with $B_{OP} = 3.4 \text{ mT typ.}$

#### Table 18

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			\a	<b>0</b> , <b>1</b> 00	0.0 V, V00	o v anno		nee epeemea)
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	2.0	3.4	5.6	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	1.5	2.6	4.2	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	_	0.8	_	mT	5

# 2. 4 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 19

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			(1a 12	O, V DD	0.0 V, V33	O V GINC	OO OUTOIV	vioc opcomed)
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	2.5	4.5	6.0	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	2.0	3.5	5.5	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	_	1.0	ı	mT	5

# 2. 5 Product with $B_{OP} = 7.0 \text{ mT typ.}$

#### Table 20

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

			(1a - +2	J C, VDD -	J.U V, VSS	- 0 v unic	33 Officia	visc specifica)
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Bops	_	5.0	7.0	8.5	mT	5
Release point*2	S pole	B <sub>RPS</sub>	_	3.7	5.2	7.2	mT	5
Hysteresis width*3	S pole	B <sub>HYSS</sub>	B <sub>HYSS</sub> = B <sub>OPS</sub> - B <sub>RPS</sub>	ı	1.8	ı	mT	5

#### 3. Product with N pole detection

# 3. 1 Product with $B_{OP} = 1.8 \text{ mT typ.}$

#### Table 21

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	Bopn	_	-2.7	-1.8	-0.9	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-2.2	-1.2	-0.3	mT	5
Hysteresis width*3	N pole	BHYSN	BHYSN =  BOPN - BRPN	_	0.6	_	mT	5

#### 3. 2 Product with $B_{OP} = 3.0 \text{ mT typ.}$

#### Table 22

(Ta = +25°C,  $V_{DD}$  = 5.0 V,  $V_{SS}$  = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	B <sub>OPN</sub>	_	-4.0	-3.0	-1.4	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-3.7	-2.2	-1.1	mT	5
Hysteresis width*3	N pole	Bhysn	BHYSN =  BOPN - BRPN	_	0.8	_	mT	5

#### 3. 3 Product with $B_{OP} = 3.4 \text{ mT typ.}$

#### Table 23

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	Bopn	_	-5.6	-3.4	-2.0	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-4.2	-2.6	-1.5	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	$B_{HYSN} =  B_{OPN} - B_{RPN} $	_	0.8	_	mT	5

#### 3. 4 Product with $B_{OP} = 4.5 \text{ mT typ.}$

#### Table 24

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	B <sub>OPN</sub>	_	-6.0	-4.5	-2.5	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-5.5	-3.5	-2.0	mT	5
Hysteresis width*3	N pole	BHYSN	B <sub>H</sub> YSN =  B <sub>OPN</sub> - B <sub>RPN</sub>	ı	1.0	ı	mT	5

#### 3. 5 Product with $B_{OP} = 7.0 \text{ mT typ.}$

#### Table 25

(Ta = +25°C, V<sub>DD</sub> = 5.0 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	N pole	BOPN	_	-8.5	-7.0	-5.0	mT	5
Release point*2	N pole	B <sub>RPN</sub>	_	-7.2	-5.2	-3.7	mT	5
Hysteresis width*3	N pole	B <sub>HYSN</sub>	B <sub>HYSN</sub> =  B <sub>OPN</sub> - B <sub>RPN</sub>	ı	1.8	ı	mT	5

#### \*1. BOPN, BOPS: Operation points

 $B_{OPN}$  and  $B_{OPS}$  are the values of magnetic flux density when the output voltage ( $V_{OUT}$ ) is inverted after the magnetic flux density applied to the S-5716 Series by the magnet (N pole or S pole) is increased (the magnet is moved closer). Even when the magnetic flux density exceeds  $B_{OPN}$  or  $B_{OPS}$ ,  $V_{OUT}$  retains the status.

# \*2. BRPN, BRPS: Release points


 $B_{RPN}$  and  $B_{RPS}$  are the values of magnetic flux density when the output voltage ( $V_{OUT}$ ) is inverted after the magnetic flux density applied to the S-5716 Series by the magnet (N pole or S pole) is decreased (the magnet is moved further away). Even when the magnetic flux density falls below  $B_{RPN}$  or  $B_{RPS}$ ,  $V_{OUT}$  retains the status.

#### \*3. BHYSN, BHYSS: Hysteresis widths

B<sub>HYSN</sub> and B<sub>HYSS</sub> are the difference between B<sub>OPN</sub> and B<sub>RPN</sub>, and B<sub>OPS</sub> and B<sub>RPS</sub>, respectively.

**Remark** The unit of magnetic density mT can be converted by using the formula 1 mT = 10 Gauss.

# **■** Test Circuits



\*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 6 Test Circuit 1




Figure 7 Test Circuit 2




Figure 8 Test Circuit 3






Figure 9 Test Circuit 4



**\*1.** Resistor (R) is unnecessary for the CMOS output product.

Figure 10 Test Circuit 5

# ■ Standard Circuit



\*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 11

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

# ■ Operation

# 1. Direction of applied magnetic flux


The S-5716 Series detects the magnetic flux density which is vertical to the marking surface.

In product with both poles detection, the output voltage ( $V_{OUT}$ ) is inverted when the S pole or N pole is moved closer to the marking surface.

In product with S pole detection, V<sub>OUT</sub> is inverted when the S pole is moved closer to the marking surface.

In product with N pole detection, V<sub>OUT</sub> is inverted when the N pole is moved closer to the marking surface.

Figure 12 and Figure 13 show the direction in which magnetic flux is being applied.




# 2. Position of Hall sensor

Figure 14 and Figure 15 show the position of Hall sensor.

The center of this Hall sensor is located in the area indicated by a circle, which is in the center of a package as described below.

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.

# 2. 1 SOT-23-3



#### 2. 2 SNT-4A




Figure 15

#### 3. Basic operation

The S-5716 Series changes the output voltage level ( $V_{OUT}$ ) according to the level of the magnetic flux density (N pole or S pole) applied by a magnet.

The following explains the operation when the magnetism detection logic is active "L".

#### 3. 1 Product with both poles detection

When the magnetic flux density vertical to the marking surface exceeds the operation point (Bopn or Bops) after the S pole or N pole of a magnet is moved closer to the marking surface of the S-5716 Series, Vout changes from "H" to "L". When the S pole or N pole of a magnet is moved further away from the marking surface of the S-5716 Series and the magnetic flux density is lower than the release point (Brpn or Brps), Vout changes from "L" to "H". Figure 16 shows the relationship between the magnetic flux density and Vout.




Figure 16

#### 3. 2 Product with S pole detection

When the magnetic flux density vertical to the marking surface exceeds  $B_{OPS}$  after the S pole of a magnet is moved closer to the marking surface of the S-5716 Series,  $V_{OUT}$  changes from "H" to "L". When the S pole of a magnet is moved further away from the marking surface of the S-5716 Series and the magnetic flux density is lower than  $B_{RPS}$ ,  $V_{OUT}$  changes from "L" to "H".

Figure 17 shows the relationship between the magnetic flux density and V<sub>OUT</sub>.




Figure 17

#### 3. 3 Product with N pole detection

When the magnetic flux density vertical to the marking surface exceeds  $B_{OPN}$  after the N pole of a magnet is moved closer to the marking surface of the S-5716 Series,  $V_{OUT}$  changes from "H" to "L". When the N pole of a magnet is moved further away from the marking surface of the S-5716 Series and the magnetic flux density is lower than  $B_{RPN}$ ,  $V_{OUT}$  changes from "L" to "H".

Figure 18 shows the relationship between the magnetic flux density and Vout.





Figure 18

# ■ Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by feed-through current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Large stress on this IC may affect on the magnetic characteristics. Avoid large stress which is caused by bend and distortion during mounting the IC on a board or handle after mounting.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

# ■ Marking Specifications

# 1. SOT-23-3



(1) to (3): Product code (Refer to **Product name vs. Product code.**)

(4): Lot number

#### Product name vs. Product code

1. 1 Nch open-drain output product

Draduat Nama	Product Code			
Product Name	(1)	(2)	(3)	
S-5716ANDL0-M3T1U	Х	3	С	
S-5716ANDL1-M3T1U	Χ	2	D	
S-5716ANDL2-M3T1U	Χ	3	Е	
S-5716ANDL3-M3T1U	Χ	3	М	
S-5716ANSL0-M3T1U	Χ	3	K	
S-5716ANSL1-M3T1U	Χ	2	Е	
S-5716ANSL2-M3T1U	Χ	3	G	
S-5716ANSL3-M3T1U	Х	3	0	

1. 2 CMOS output product

Product Name	Product Code		
Product Name	(1)	(2)	(3)
S-5716ACDL0-M3T1U	Х	3	В
S-5716ACDL1-M3T1U	Х	2	F
S-5716ACDL7-M3T1U	Χ	3	Р
S-5716ACDL2-M3T1U	Х	3	D
S-5716ACDL3-M3T1U	Χ	3	J
S-5716ACDH0-M3T1U	Χ	3	Н
S-5716ACDH1-M3T1U	Χ	3	Α
S-5716ACDH2-M3T1U	Χ	3	I
S-5716ACSL0-M3T1U	Х	3	L
S-5716ACSL1-M3T1U	Χ	2	G
S-5716ACSL2-M3T1U	Х	3	F

# 2. SNT-4A

(1) to (3): Product code (Refer to **Product name vs. Product code**.)


# Product name vs. Product code

2. 1 Nch open-drain output product

Droduct None	Product Code			
Product Name	(1)	(2)	(3)	
S-5716ANDL0-I4T1U	Х	3	С	
S-5716ANDL1-I4T1U	Х	2	D	
S-5716ANDL2-I4T1U	Х	3	Е	
S-5716ANSL0-I4T1U	X	3	K	
S-5716ANSL1-I4T1U	Χ	2	Е	
S-5716ANSL2-I4T1U	Х	3	G	
S-5716ANSL3-I4T1U	Х	3	0	


2. 2 CMOS output product


Draduct Name	Product Code		
Product Name	(1)	(2)	(3)
S-5716ACDL0-I4T1U	Х	3	В
S-5716ACDL1-I4T1U	Χ	2	F
S-5716ACDL2-I4T1U	Χ	3	D
S-5716ACDH0-I4T1U	Χ	3	Н
S-5716ACDH1-I4T1U	Х	3	Α
S-5716ACDH2-I4T1U	Χ	3	- 1
S-5716ACSL0-I4T1U	Χ	3	L
S-5716ACSL1-I4T1U	Х	2	G
S-5716ACSL2-I4T1U	Х	3	F
S-5716ACSH0-I4T1U	Х	3	N



# No. MP003-C-P-SD-1.1


TITLE	SOT233-C-PKG Dimensions	
No.	MP003-C-P-SD-1.1	
ANGLE	<b>\$</b>	
UNIT	mm	
SII Semiconductor Corporation		






# No. MP003-C-C-SD-2.0


TITLE	SOT233-C-Carrier Tape	
No.	MP003-C-C-SD-2.0	
ANGLE		
UNIT	mm	
SII Semiconductor Corporation		




# No. MP003-Z-R-SD-1.0

TITLE	SOT233-C-Reel		
No.	MP003-Z-R-SD-1.0		
ANGLE		QTY.	3,000
UNIT	mm		
SII Semiconductor Corporation			







# No. PF004-A-C-SD-1.0

TITLE	SNT-4A-A-Carrier Tape	
No.	PF004-A-C-SD-1.0	
ANGLE		
UNIT	mm	
SII Semiconductor Corporation		