

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









S-5724 Series

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH

www.sii-ic.com

© SII Semiconductor Corporation, 2012-2013

Rev.1.2 01

The S-5724 Series, developed by CMOS technology, is a high-accuracy Hall IC that operates at a low voltage with a high-sensitivity, a high-speed detection and low current consumption.

The output voltage changes when the S-5724 Series detects the intensity level of magnetic flux density and a polarity change. Using the S-5724 Series with a magnet makes it possible to detect the rotation status in various devices.

High-density mounting is possible by using the small SOT-23-3 or the super-small SNT-4A packages.

Due to its high-accuracy magnetic characteristics, the S-5724 Series can make operation's dispersion in the system combined with magnet smaller.

Caution This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII Semiconductor Corporation is indispensable.

■ Features

• Pole detection: Bipolar latch

• Detection logic for magnetism*1: V_{OUT} = "L" at S pole detection

 V_{OUT} = "H" at S pole detection

• Output form*1: Nch open-drain output, CMOS output

• Magnetic sensitivity: B_{OP} = 3.0 mT typ.

• Operating cycle (current consumption)*1: $t_{CYCLE} = 50 \mu s (I_{DD} = 640.0 \mu A) typ.$

 t_{CYCLE} = 1.25 ms (I_{DD} = 26.0 μ A) typ. t_{CYCLE} = 6.05 ms (I_{DD} = 6.0 μ A) typ.

• Power supply voltage range: $V_{DD} = 1.6 \text{ V to } 3.5 \text{ V}$

Operation temperature range: Ta = -40°C to +85°C
 Built-in power-down circuit: Extends battery life (only SNT-4A)

• Lead-free (Sn 100%), halogen-free

*1. The option can be selected.

Applications

- Digital still camera
- Plaything, portable game
- Home appliance


■ Packages

- SOT-23-3
- SNT-4A

■ Block Diagrams

1. Nch open-drain output product


1. 1 Product without power-down function



*1. Parasitic diode

Figure 1

1. 2 Product with power-down function (SNT-4A)




*1. Parasitic diode

Figure 2

2. CMOS output product


2. 1 Product without power-down function



*1. Parasitic diode

Figure 3

2. 2 Product with power-down function (SNT-4A)




*1. Parasitic diode

Figure 4

■ Product Name Structure

1. Product name



^{*1.} Refer to the tape drawing.

2. Packages

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
SOT-23-3	MP003-C-P-SD	MP003-C-C-SD	MP003-Z-R-SD	_
SNT-4A	PF004-A-P-SD	PF004-A-C-SD	PF004-A-R-SD	PF004-A-L-SD

3. Product name list

3.1 SOT-23-3

3. 1. 1 Nch open-drain output product

Table 2

Product Name	Operating Cycle (tcycle)	Power-down Function	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (Bop)
S-5724CNBL1-M3T1U	6.05 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724DNBL1-M3T1U	1.25 ms typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724ENBL1-M3T1U	50 μs typ.	Unavailable	Nch open-drain output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.

Remark Please contact our sales office for products other than the above.

3. 1. 2 CMOS output product

Table 3

Product Name	Operating Cycle (tcycle)	Power-down Function	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (Bop)
S-5724CCBL1-M3T1U	6.05 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724DCBL1-M3T1U	1.25 ms typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724ECBL1-M3T1U	50 μs typ.	Unavailable	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.

Remark Please contact our sales office for products other than the above.

3. 2 SNT-4A

3. 2. 1 CMOS output product

Table 4

Product Name	Operating Cycle (tcycle)	Power-down Function	Output Form	Pole Detection	Detection Logic for Magnetism	Magnetic Sensitivity (B _{OP})
S-5724HCBL1-I4T1U	6.05 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724HCBH1-I4T1U	6.05 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.
S-5724ICBL1-I4T1U	1.25 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724ICBH1-I4T1U	1.25 ms typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.
S-5724JCBL1-I4T1U	50 μs typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "L" at S pole detection	3.0 mT typ.
S-5724JCBH1-I4T1U	50 μs typ.	Available	CMOS output	Bipolar latch	V _{OUT} = "H" at S pole detection	3.0 mT typ.

Remark Please contact our sales office for products other than the above.

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH S-5724 Series Rev.1.2_01

■ Pin Configurations

1. SOT-23-3

Top view



Figure 5

Table 5

Pin No.	Symbol	Description
1	VSS	GND pin
2	VDD	Power supply pin
3	OUT	Output pin

2. SNT-4A

Top view



Figure 6

Table 6

Pin No.	Symbol	Description
1	VDD	Power supply pin
2	VSS	GND pin
3	CE	Enabling pin "H": Enables operation "L": Power-down
4	OUT	Output pin

■ Absolute Maximum Ratings

Table 7

(Ta = $+25^{\circ}$ C unless otherwise specified)

Item		Symbol Absolute Maximum Rating		Unit
Power supply voltage		V_{DD}	$V_{SS}-0.3$ to $V_{SS}+7.0$	V
Input voltage		V _{CE}	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Output current		I _{OUT}	±1.0	mA
Outrot valtage	Nch open-drain output product	Vout	$V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 7.0$	V
Output voltage	CMOS output product	V 001	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3$	V
Power	SOT-23-3	PD	430*1	mW
dissipation	SNT-4A	FU	300*1	mW
Operation ambient temperature		Topr	-40 to +85	°C
Storage temperat	ure	T _{stg}	-40 to +125	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size: $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$ (2) Name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 7 Power Dissipation of Package (When Mounted on Board)

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH S-5724 Series Rev.1.2_01

■ Electrical Characteristics

1. Product without power-down function

1. 1 S-5724CxBxx

Table 8

(Ta = +25°C, V_{DD} = 1.85 V, V_{SS} = 0 V unless otherwise specified)

Item	Symbol	·	Condition			Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	1.60	1.85	3.50	V	_
Current consumption	I_{DD}	Average value		_	6.0	11.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 0.5 mA	_	-	0.4	٧	2
Output voltage	V _{OUT}	CMOS output product	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	_	-	0.4	>	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} - 0.4	-	-	>	3
Leakage current	I _{LEAK}	Nch open-drain output p Output transistor Nch, V		_	-	1	μΑ	4
Awake mode time	t _{AW}		-		0.05	_	ms	_
Sleep mode time	t _{SL}	_			6.00	_	ms	_
Operating cycle	tcycle	taw + tsl		_	6.05	12.00	ms	_

1. 2 S-5724DxBxx

Table 9

Item	Symbol	Con	Condition			Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	1.60	1.85	3.50	V	_
Current consumption	I_{DD}	Average value		_	26.0	45.0	μΑ	1
Output voltage Vou		Nch open-drain output product	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	_	-	0.4	V	2
	Vouт	CMOS output product	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	_	ı	0.4	V	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} - 0.4	1	-	V	3
Leakage current	ILEAK	Nch open-drain output p Output transistor Nch, V		_	ı	1	μΑ	4
Awake mode time	t _{AW}		_		0.05	_	ms	_
Sleep mode time	t _{SL}		_	1.20	_	ms	_	
Operating cycle	tcycle	taw + tsl		_	1.25	2.50	ms	_

1. 3 S-5724ExBxx

Table 10

Item	Symbol	Con	Condition		Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	,	_	1.60	1.85	3.50	V	_
Current consumption	I_{DD}	Average value		_	640.0	1000.0	μΑ	1
		Nch open-drain output product	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	-	-	0.4	٧	2
Output voltage	Vоит	OMOO suitant assistant	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	_	-	0.4	٧	2
		CMOS output product	Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} – 0.4	-	-	٧	3
Leakage current	ILEAK		Nch open-drain output product Output transistor Nch, Vout = 3.5 V		-	1	μΑ	4
Awake mode time	t _{AW}		_		50	_	μs	_
Sleep mode time	t _{SL}	_		_	0	_	μs	_
Operating cycle	tcycle	taw + tsl	·	_	50	100	μs	_

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH S-5724 Series Rev.1.2_01

2. Product with power-down function (SNT-4A)

2. 1 S-5724HxBxx

Table 11

Item	Symbol		dition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}		_	1.60	1.85	3.50	V	-
Current consumption	I_{DD}	Average value		_	6.0	11.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		-	_	1	μΑ	6
Output voltage		Nch open-drain output product	Output transistor Nch, I _{OUT} = 0.5 mA	-	_	0.4	V	2
	Vouт	CMOS output product	Output transistor Nch, $I_{OUT} = 0.5 \text{ mA}$	-	ı	0.4	٧	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} - 0.4	ı	_	V	3
Leakage current	ILEAK	Nch open-drain output product Output transistor Nch, V_{OUT} = 3.5 V		-	ı	1	μΑ	4
Awake mode time	t _{AW}		_	_	0.05	_	ms	_
Sleep mode time	tsL		_	_	6.00	_	ms	_
Operating cycle	tcycle	t _{AW} + t _{SL}		_	6.05	12.00	ms	_
Enabling pin input voltage "L"	VCEL		_	-	ı	$V_{DD} \times 0.3$	V	_
Enabling pin input voltage "H"	VCEH		_	$V_{DD} \times 0$.7	ı	_	>	_
Enabling pin input current "L"	ICEL	$V_{DD} = 1.85 \text{ V}, V_{CE} = 0$	V	-1	ı	1	μΑ	7
Enabling pin input current "H"	Ісен	$V_{DD} = 1.85 \text{ V}, V_{CE} = 1$.85 V	-1	-	1	μΑ	8
Power-down transition time	toff			_	ı	100	μs	_
Enable transition time	ton		_	_	ı	100	μs	_
Output logic update time after inputting "H" to enabling pin	toe		_	-	-	200	μs	_

2. 2 S-5724IxBxx

Table 12

Item	Symbol	Cond	dition	Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	_		1.60	1.85	3.50	V	_
Current consumption	I_{DD}	Average value		_	26.0	45.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		_	-	1	μΑ	6
Output voltage		Nch open-drain output product	Output transistor Nch, I _{OUT} = 0.5 mA	_	_	0.4	٧	2
	Vоит	CMOS output product	Output transistor Nch, I _{OUT} = 0.5 mA	_	_	0.4	٧	2
			Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} - 0.4	_	_	٧	3
Leakage current	I _{LEAK}	Nch open-drain output product Output transistor Nch, V _{OUT} = 3.5 V		_	-	1	μΑ	4
Awake mode time	t _{AW}	_		_	0.05	_	ms	_
Sleep mode time	tsL		_	_	1.20	_	ms	_
Operating cycle	tcycle	t _{AW} + t _{SL}		_	1.25	2.50	ms	_
Enabling pin input voltage "L"	VCEL		-	_	_	V _{DD} × 0.3	٧	-
Enabling pin input voltage "H"	VCEH	-	_	$V_{DD} \times 0$.7	_	_	٧	-
Enabling pin input current "L"	ICEL	$V_{DD} = 1.85 \text{ V}, V_{CE} = 0$	V	-1	_	1	μΑ	7
Enabling pin input current "H"	Ісен	$V_{DD} = 1.85 \text{ V}, V_{CE} = 1.$.85 V	-1	_	1	μΑ	8
Power-down transition time	toff		_	_	-	100	μs	_
Enable transition time	ton	-		_	_	100	μs	_
Output logic update time after inputting "H" to enabling pin	toe		-	_	_	200	μs	-

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH S-5724 Series Rev.1.2_01

2. 3 S-5724JxBxx

Table 13

				,				
Item	Symbol	Condition		Min.	Тур.	Max.	Unit	Test Circuit
Power supply voltage	V_{DD}	-	_	1.60	1.85	3.50	V	_
Current consumption	I _{DD}	Average value		-	640.0	1000.0	μΑ	1
Current consumption during power-down	I _{DD2}	V _{CE} = V _{SS}		_	-	1	μΑ	6
		Nch open-drain output product	Output transistor Nch, I _{OUT} = 0.5 mA	-	-	0.4	V	2
Output voltage	Vouт		Output transistor Nch, I _{OUT} = 0.5 mA	-	-	0.4	V	2
		CMOS output product	Output transistor Pch, $I_{OUT} = -0.5 \text{ mA}$	V _{DD} – 0.4	-	-	٧	3
Leakage current	ILEAK	Nch open-drain output product Output transistor Nch, Vout = 3.5 V		_	-	1	μΑ	4
Awake mode time	t _{AW}	_		-	50	_	μs	_
Sleep mode time	t _{SL}	_		_	0	_	μs	_
Operating cycle	tcycle	$t_{AW} + t_{SL}$		_	50	100	μs	_
Enabling pin input voltage "L"	V _{CEL}	_		-	-	$V_{DD} \times 0.3$	٧	_
Enabling pin input voltage "H"	V _{CEH}	-		V _{DD} × 0.7	-	_	٧	_
Enabling pin input current "L"	ICEL	V _{DD} = 1.85 V, V _{CE} = 0 V		-1	_	1	μΑ	7
Enabling pin input current "H"	ICEH	V _{DD} = 1.85 V, V _{CE} = 1.85 V		-1	_	1	μΑ	8
Power-down transition time	toff			_	_	100	μs	_
Enable transition time	ton			_	_	100	μs	_
Output logic update time afteri nputting "H" to enabling pin	toe	-	_	_	_	200	μs	_

■ Magnetic Characteristics

Table 14

(Ta = +25°C, V_{DD} = 1.85 V, V_{SS} = 0 V unless otherwise specified)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation point*1	S pole	Вор	_	1.4	3.0	4.0	mT	5
Release point*2	N pole	B _{RP}	_	-4.0	-3.0	-1.4	mT	5
Hysteresis width*3		B _H YS	B _{HYS} = B _{OP} - B _{RP}	-	6.0	1	mT	5

*1. Bop: Operation point

B_{OP} is the value of magnetic flux density when the output voltage (V_{OUT}) changes after the magnetic flux density applied to the S-5724 Series by the magnet (S pole) is increased (by moving the magnet closer).

Vout retains the status until a magnetic flux density of the N pole higher than BRP is applied.

*2. BRP: Release point

B_{RP} is the value of magnetic flux density when the output voltage (V_{OUT}) changes after the magnetic flux density applied to the S-5724 Series by the magnet (N pole) is increased (by moving the magnet closer).

V_{OUT} retains the status until a magnetic flux density of the S pole higher than B_{OP} is applied.


*3. BHYS: Hysteresis width

 B_{HYS} is the difference between B_{OP} and B_{RP} .

Remark The unit of magnetic density mT can be converted by using the formula 1 mT = 10 Gauss.

■ Test Circuits

1. Product without power-down function



*1. Resistor (R) is unnecessary for the CMOS output product.

VDD S-5724 OUT Series VSS

Figure 8 Test Circuit 1




Figure 10 Test Circuit 3








Figure 11 Test Circuit 4




*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 12 Test Circuit 5

2. Product with power-down function (SNT-4A)





*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 13 Test Circuit 1

Figure 14 Test Circuit 2






Figure 15 Test Circuit 3

Figure 16 Test Circuit 4





*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 17 Test Circuit 5

*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 18 Test Circuit 6





Figure 19 Test Circuit 7

Figure 20 Test Circuit 8


Product without power-down function



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 21

2. Product with power-down function (SNT-4A)



*1. Resistor (R) is unnecessary for the CMOS output product.

Figure 22


Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

■ Operation


1. Direction of applied magnetic flux

The S-5724 Series detects the magnetic flux density which is vertical to the marking surface. **Figure 23** and **Figure 24** show the direction in which magnetic flux is being applied.

1. 1 SOT-23-3



1. 2 SNT-4A




2. Position of Hall sensor

Figure 25 and Figure 26 show the position of Hall sensor.

The center of this Hall sensor is located in the area indicated by a circle, which is in the center of a package as described below.

The following also shows the distance (typ. value) between the marking surface and the chip surface of a package.

2. 1 SOT-23-3



2. 2 SNT-4A




Figure 26

3. Basic operation

The S-5724 Series changes the output voltage (V_{OUT}) according to the level of the magnetic flux density and a polarity change (N pole or S pole) applied by a magnet.

Definition of the magnetic field is performed every operating cycle indicated in "

Electrical Characteristics".

3. 1 Product with Vout = "L" at S pole detection

When the magnetic flux density of the S pole perpendicular to the marking surface exceeds the operation point (BoP) after the S pole of a magnet is moved closer to the marking surface of the S-5724 Series, V_{OUT} changes from "H" to "L". When the N pole of a magnet is moved closer to the marking surface of the S-5724 Series and the magnetic flux density of the N pole is higher than the release point (BRP), V_{OUT} changes from "L" to "H". In case of BRP < B < BOP, V_{OUT} retains the status.

Figure 27 shows the relationship between the magnetic flux density and Vout.




Figure 27

3. 2 Product with Vout = "H" at S pole detection

When the magnetic flux density of the S pole perpendicular to the marking surface exceeds B_{OP} after the S pole of a magnet is moved closer to the marking surface of the S-5724 Series, V_{OUT} changes from "L" to "H". When the N pole of a magnet is moved closer to the marking surface of the S-5724 Series and the magnetic flux density of the N pole is higher than B_{RP} , V_{OUT} changes from "H" to "L". In case of B_{RP} < B < B_{OP} , V_{OUT} retains the status.

Figure 28 shows the relationship between the magnetic flux density and Vout.




Figure 28

LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH S-5724 Series Rev.1.2_01


■ Precautions

- If the impedance of the power supply is high, the IC may malfunction due to a supply voltage drop caused by feed-through current. Take care with the pattern wiring to ensure that the impedance of the power supply is low.
- Note that the IC may malfunction if the power supply voltage rapidly changes.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Large stress on this IC may affect on the magnetic characteristics. Avoid large stress which is caused by bend and distortion during mounting the IC on a board or handle after mounting.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ Marking Specifications

1. SOT-23-3

Top view



(1) to (3): Product code (Refer to Product name vs. Product code.)

(4): Lot number

Product name vs. Product code

1. 1 Nch open-drain output product


Product Name	Product Code				
Product Name	(1)	(2)	(3)		
S-5724CNBL1-M3T1U	Х	V	В		
S-5724DNBL1-M3T1U	Х	V	R		
S-5724ENBL1-M3T1U	Х	W	В		

1. 2 CMOS output product

Product Name	Product Code				
Product Name	(1)	(2)	(3)		
S-5724CCBL1-M3T1U	Х	V	J		
S-5724DCBL1-M3T1U	Х	V	Z		
S-5724ECBL1-M3T1U	Х	W	J		

2. SNT-4A

Top view




(1) to (3): Product code (Refer to Product name vs. Product code.)

Product name vs. Product code


2.1 CMOS output product


Product Name	Product Code				
Product Name	(1)	(2)	(3)		
S-5724HCBL1-I4T1U	Х	Х	Z		
S-5724HCBH1-I4T1U	Χ	Χ	6		
S-5724ICBL1-I4T1U	Х	Υ	J		
S-5724ICBH1-I4T1U	Χ	Υ	Ζ		
S-5724JCBL1-I4T1U	Χ	Υ	Z		
S-5724JCBH1-I4T1U	Χ	Υ	6		



No. MP003-C-P-SD-1.1


TITLE	SOT233-C-PKG Dimensions		
No.	MP003-C-P-SD-1.1		
ANGLE	\$		
UNIT	mm		
SII Semiconductor Corporation			





No. MP003-C-C-SD-2.0

TITLE	SOT233-C-Carrier Tape		
No.	MP003-C-C-SD-2.0		
ANGLE			
UNIT	mm		
SII Semiconductor Corporation			



No. MP003-Z-R-SD-1.0

TITLE	SOT233-C-Reel				
No.	MP003-Z-R-SD-1.0				
ANGLE	QTY. 3,000				
UNIT	mm				
SII Semiconductor Corporation					

