



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



The S-77100/77101 Series is a power sequencer.

The S-77100 Series can output enable signals of 4 channels, and controls the external power supply circuit. The S-77100 Series turns on and off the enable signals successively by changing "H" and "L" of the ON pin.

The S-77101 Series can output enable signals of 3 channels, and controls the external power supply circuit. The S-77101 Series turns on the enable signals successively by changing the ON pin from "L" to "H", and turns off the enable signals successively by changing  $\overline{\text{OFF}}$  pin from "H" to "L".

The delay time for each enable signal can be set by the external capacitor.

Also, the small 8-Pin TSSOP or SNT-8A package makes high-density mounting possible.

## ■ Features

- Easy support for sequencing of multiple power supplies.
- Delay time can be set by the external capacitor.
- Sequence operations of 4 channels can be controlled by 1 input signal. (S-77100 Series)
- On-sequence operation and off-sequence operation can be controlled by the separate input signal. (S-77101 Series)
- Enable output can be increased by cascade connection.
- Low current consumption: 3.0  $\mu\text{A}$  typ. (Off period, power-good period,  $V_{\text{DD}} = 3.3 \text{ V}$ ,  $T_a = +25^\circ\text{C}$ )
- Wide range of operation voltage: 2.2 V to 5.5 V
- Operation temperature range:  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$
- Output form is selectable: CMOS output, Nch open-drain output
- Output logic is selectable: Active "H", active "L"
- Lead-free (Sn 100%), halogen-free:

## ■ Applications


- Power sequencing for multiple devices
- Sequencing for microprocessor and microcontroller
- Power sequencing for FPGA
- Power sequencing for TV, camera, printer, etc.

## ■ Packages

- 8-Pin TSSOP
- SNT-8A

■ **Block Diagrams**


1. **S-77100 Series**



\*1. Selectable as the option

**Figure 1**

2. **S-77101 Series**




\*1. Selectable as the option

**Figure 2**

## ■ Product Name Structure

Users can select the presence of the  $\overline{\text{OFF}}$  pin, order of enable output, and output form, etc. for the S-77100/77101 Series. Refer to "1. Product name" regarding the contents of product name, "2. Product option list" regarding the product type, "3. Packages" regarding the package drawings.

### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Code added by the optional function that is user-selected. Refer to "2. Product option list" for the kinds of options. Please contact our sales office for the option code 2.
- \*3. Refer to "2. Product option list".

### 2. Product option list

Table 1

Option	Description
Order of enable output (Option code 1)	The order that the enable output (ENBL_x pin) inverts during off-sequence period can be selected. The S-77100 Series A: The ENBL_D pin, the ENBL_C pin, the ENBL_B pin and the ENBL_A pin change to "L" in turn. B: The ENBL_A pin, the ENBL_B pin, the ENBL_C pin and the ENBL_D pin change to "L" in turn. The S-77101 Series A: The ENBL_C pin, the ENBL_B pin and the ENBL_A pin change to "L" in turn. B: The ENBL_A pin, the ENBL_B pin and the ENBL_C pin change to "L" in turn.
Number of times of external capacitor ( $C_{\text{DLY}}$ ) charge and discharge (Option code 2)	Option for the delay time ( $t_{\text{DLY}}$ ) adjustment. The number of times of $C_{\text{DLY}}$ charge and discharge can be selected. 2 times / 4 times / 8 times / 16 times This datasheet describes the example when "4 times" is selected.
Input level (Option code 2)	Input level of the ON pin and the $\overline{\text{OFF}}$ pin can be selected. Schmitt trigger input / Comparator input
Output form (Option code 2)	Output form of the ENBL_x pin can be selected. CMOS output / Nch open-drain output
Output logic (Option code 2)	Output logic of the ENBL_x pin can be selected. Active "H": The type which is "H" during power-good period. / Active "L": The type which is "L" during power-good period. This datasheet describes the example when active "H" is selected.




**3. Packages**

**Table 2 Package Drawing Codes**

Package Name	Dimension	Tape	Reel	Land
8-Pin TSSOP	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-S1	–
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD

**■ Pin Configurations**

**1. 8-Pin TSSOP**



**Figure 3**


**Table 3**

Pin No.	Symbol	Description
1	ENBL_A	Enable signal output pin
2	ENBL_B	Enable signal output pin
3	CDLY	External capacitor (C <sub>DLY</sub> ) connection pin
4	VSS	GND pin
5	ON	Enable trigger input pin
6	ENBL_D <sup>*1</sup>	Enable signal output pin
	OFF <sup>*2</sup>	Disable trigger input pin
7	ENBL_C	Enable signal output pin
8	VDD	Positive power supply pin

\*1. The S-77100 Series only

\*2. The S-77101 Series only

**2. SNT-8A**



**Figure 4**

**Table 4**

Pin No.	Symbol	Description
1	ENBL_A	Enable signal output pin
2	ENBL_B	Enable signal output pin
3	CDLY	External capacitor (C <sub>DLY</sub> ) connection pin
4	VSS	GND pin
5	ON	Enable trigger input pin
6	ENBL_D <sup>*1</sup>	Enable signal output pin
	OFF <sup>*2</sup>	Disable trigger input pin
7	ENBL_C	Enable signal output pin
8	VDD	Positive power supply pin

\*1. The S-77100 Series only

\*2. The S-77101 Series only

## ■ Pin Functions

### 1. ON pin

This is a trigger input pin to start the sequence operation.

In the S-77100 Series, the on-sequence operation is performed when the rising signal is detected. The off-sequence operation is performed when the falling signal is detected.

In the S-77101 Series, the on-sequence operation is performed when the rising signal is detected.

Refer to "1. Sequence operation" in "■ Operation" for details.

### 2. $\overline{\text{OFF}}$ pin (S-77101 Series only)

This is a trigger input pin to start the off-sequence operation. The off-sequence operation is performed when the falling signal is detected. Refer to "1. Sequence operation" in "■ Operation" for details.

### 3. ENBL\_A, ENBL\_B, ENBL\_C, ENBL\_D pins (ENBL\_D pin is S-77100 Series only)

These are pins to output the enable signals to the external power supply circuits.

The ENBL\_x pin output form of Nch open-drain output / CMOS output can be selected as the option. Moreover, the ENBL\_x pin output logic of active "H" / active "L" can be selected as the option.

Refer to "1. Sequence operation" in "■ Operation" for the sequence operation, "2. Product option list" in "■ Product Name Structure" for the options.

### 4. CDLY pin

This is a pin for connecting the external capacitor ( $C_{\text{DLY}}$ ) in order to generate the delay time ( $t_{\text{DLY}}$ ) of the on-sequence operation and the off-sequence operation.  $C_{\text{DLY}}$  is charged and discharged by the constant current circuit.

The charge-discharge operation starts when the ON pin rises, the period from the starting to the ENBL\_A pin rising is  $t_{\text{DLY}}$  which is generated by the S-77100/77101 Series.

Refer to "1. Sequence Operation" in "■ Operation" for the operation timing, "■ Relation between Delay Time and External Capacitor" for the delay time.

### 5. VDD pin

Connect this pin with a positive power supply. Refer to "■ Electrical Characteristics" for the values of voltage to be applied.

### 6. VSS pin

Connect this pin to GND.

■ **Absolute Maximum Ratings**

**Table 5**

Item	Symbol	Applicable Pin	Absolute Maximum Rating	Unit	
Power supply voltage	$V_{DD}$	VDD	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V	
Input voltage	$V_{IN}$	ON, $\overline{OFF}$ (S-77101 Series only)	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{*1}$	V	
Output voltage	$V_{OUT}$	ENBL_A, ENBL_B, ENBL_C, ENBL_D (S-77100 Series only)	Nch open-drain output	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
			CMOS output	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{*1}$	V
Operation ambient temperature <sup>*2</sup>	$T_{opr}$	–	–40 to +85	°C	
Storage temperature	$T_{stg}$	–	–55 to +150	°C	

\*1. Be sure not to exceed 6.5 V.

\*2. Conditions with no condensation or frost. Condensation or frost causes short-circuiting between pins, resulting in a malfunction.

**Caution** The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## ■ Electrical Characteristics

Table 6

(Ta = -40°C to +85°C, V<sub>DD</sub> = 2.2 V to 5.5 V, V<sub>SS</sub> = 0 V unless otherwise specified)

Item	Symbol	Applied Pin	Condition	Min.	Typ.*1	Max.	Unit
Operation power supply voltage	V <sub>DD</sub>	VDD	—	2.2	—	5.5	V
Current consumption 1 (Off period)	I <sub>DD1</sub>	VDD	V <sub>DD</sub> = 3.3 V, ON pin, $\overline{\text{OFF}}$ pin*2 = V <sub>SS</sub> , ENBL_x pin = Open	—	3.0	6.0	μA
Current consumption 2 (Power-good period)	I <sub>DD2</sub>	VDD	V <sub>DD</sub> = 3.3 V, ON pin, $\overline{\text{OFF}}$ pin*2 = V <sub>DD</sub> , ENBL_x pin = Open	—	3.0	6.0	μA
Current consumption 3 (On-sequence period, off-sequence period)	I <sub>DD3</sub>	VDD	V <sub>DD</sub> = 3.3 V, ON pin, $\overline{\text{OFF}}$ pin*2 = V <sub>DD</sub> or V <sub>SS</sub> , ENBL_x pin = Open	—	—	8.0	μA
Low voltage detection voltage	V <sub>UVLO</sub>	VDD	—	1.85	2.0	2.13	V
High level input leakage current	I <sub>IZH</sub>	ON, $\overline{\text{OFF}}$ *2	V <sub>IN</sub> = V <sub>DD</sub>	-0.3	—	0.3	μA
Low level input leakage current	I <sub>IZL</sub>	ON, $\overline{\text{OFF}}$ *2	V <sub>IN</sub> = V <sub>SS</sub>	-0.3	—	0.3	μA
Input voltage (When Schmitt trigger input is selected)	V <sub>IL</sub>	ON, $\overline{\text{OFF}}$ *2	—	V <sub>SS</sub> - 0.3	—	0.2 × V <sub>DD</sub>	V
	V <sub>IH</sub>	ON, $\overline{\text{OFF}}$ *2	—	0.8 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V
Input threshold voltage (When comparator input is selected)	V <sub>IT_ON</sub>	ON, $\overline{\text{OFF}}$ *2	—	0.3	0.8	1.3	V
High level output leakage current*3	I <sub>oZH</sub>	ENBL_A, ENBL_B, ENBL_C, ENBL_D*4	V <sub>OUT</sub> = V <sub>DD</sub>	-0.3	—	0.3	μA
Low level output leakage current*3	I <sub>oZL</sub>	ENBL_A, ENBL_B, ENBL_C, ENBL_D*4	V <sub>OUT</sub> = V <sub>SS</sub>	-0.3	—	0.3	μA
Low level output voltage	V <sub>OL</sub>	ENBL_A, ENBL_B, ENBL_C, ENBL_D*4	I <sub>OL</sub> = 2.0 mA	—	—	0.4	V
High level output voltage*5	V <sub>OH</sub>	ENBL_A, ENBL_B, ENBL_C, ENBL_D*4	I <sub>OH</sub> = -0.4 mA	0.8 × V <sub>DD</sub>	—	—	V
Delay time*6	t <sub>DLY</sub>	ENBL_A, ENBL_B, ENBL_C, ENBL_D*4	Ta = +25°C, V <sub>DD</sub> = 3.3 V, The period from ENBL_A pin rising to ENBL_B pin rising, C <sub>DLY</sub> = 10 nF, The number of times of C <sub>DLY</sub> charge and discharge = 4 times	40	45	50	ms

\*1. Typ. values are the values at the time of Ta = +25°C.

\*2. The S-77101 Series only

\*3. When Nch open-drain output is selected as the option.

\*4. The S-77100 Series only

\*5. When CMOS output is selected as the option.

\*6. The delay time varies depending on the usage environment. Perform thorough evaluation using the actual application to set the constant. Refer to "■ Relation between Delay Time and External Capacitors" for details.



■ **Operation**

**1. Sequence operation**

**1.1 S-77100A (Reverse type), S-77100B (Forward type)**

The S-77100 Series has enable outputs of 4 channels (the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin). The order of the off-sequence operation is different in reverse type and forward type.

**1.1.1 Sequence operation outline**

**(1) On-sequence operation**

After the ON pin changes from "L" to "H", the external capacitor ( $C_{DLY}$ ) charge operation is started, and the discharge operation is performed when  $C_{DLY}$  is fully charged. The period during which this is repeated  $n$  times is the delay time ( $t_{DLY}$ ), and the ENBL\_A pin changes to "H". Similarly, each time  $t_{DLY}$  elapses, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin change to "H" in turn. The period from when the ON pin changes from "L" to "H" to when the ENBL\_D pin changes to "H" is called "on-sequence period".

**(2) Off-sequence operation**

After the ON pin changes from "H" to "L",  $C_{DLY}$  charge operation is started, and the discharge operation is performed when  $C_{DLY}$  is fully charged. The period during which this is repeated  $n$  times is  $t_{DLY}$ , and the ENBL\_D pin, the ENBL\_C pin, the ENBL\_B pin and the ENBL\_A pin change to "L" in turn in S-77100A. The ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin change to "L" in turn in S-77100B. The period from when the ON pin changes from "H" to "L" to when the ENBL\_A pin in S-77100A or the ENBL\_D pin in S-77100B changes to "L" is called "off-sequence period".

Do not change the ON pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.


The number of times of  $C_{DLY}$  charge and discharge which determines  $t_{DLY}$  can be selected from 2 times / 4 times / 8 times / 16 times as the option.

$C_{DLY}$  charge operation and discharge operation to generate  $t_{DLY}$  are performed by the constant current circuit. Refer to "■ Relation between Delay Time and External Capacitor" for the relation of  $C_{DLY}$  and  $t_{DLY}$ .

In addition, the period from when the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin all change to "H" to when the off-sequence operation starts is called "power-good period", and the period from when the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin all change to "L" to when the on-sequence operation starts is called "off period".

Refer to **Figure 5** for the peripheral circuit connection example.

Timing charts are shown in **Figure 6** and **Figure 7** for S-77100A and S-77100B, respectively.




**Remark** The ENBL\_x pin is CMOS output.

**Figure 5 Peripheral Circuit Connection Example (S-77100A: Reverse type, S-77100B: Forward type)**


**Caution 1.** The input should be performed after the power supply voltage applied to the S-77100 Series becomes stable condition.

**2.** The above connection diagram does not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.



\*1. Selectable as the option: 2 times / 4 times / 8 times / 16 times

**Figure 6 Timing Chart (S-77100A: Reverse Type)**



\*1. Selectable as the option: 2 times / 4 times / 8 times / 16 times

**Figure 7 Timing Chart (S-77100B: Forward type)**

**1.2 S-77101A (Reverse type, with  $\overline{\text{OFF}}$  pin), S-77101B (Forward type, with  $\overline{\text{OFF}}$  pin)**

The S-77101 Series has enable outputs of 3 channels (the ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin) and the  $\overline{\text{OFF}}$  pin. The order of the off-sequence operation is different in reverse type and forward type.

**1.2.1 Sequence operation outline**

**(1) On-sequence operation**

After the ON pin changes from "L" to "H", the external capacitor ( $C_{\text{DLY}}$ ) charge operation is started, and the discharge operation is performed when  $C_{\text{DLY}}$  is fully charged. The period during which this is repeated n times is the delay time ( $t_{\text{DLY}}$ ), and the ENBL\_A pin changes to "H". Similarly, each time  $t_{\text{DLY}}$  elapses, the ENBL\_B pin and the ENBL\_C pin change to "H" in turn. The period from when the ON pin changes from "L" to "H" to when the ENBL\_C pin changes to "H" is called "on-sequence period".

**(2) Off-sequence operation**

After the  $\overline{\text{OFF}}$  pin changes from "H" to "L",  $C_{\text{DLY}}$  charge operation is started, and the discharge operation is performed when  $C_{\text{DLY}}$  is fully charged. The period during which this is repeated n times is  $t_{\text{DLY}}$ , and the ENBL\_C pin, the ENBL\_B pin and the ENBL\_A pin change to "L" in turn in S-77101A. The ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin change to "L" in turn in S-77101B. The period from when the  $\overline{\text{OFF}}$  pin changes from "H" to "L" to when the ENBL\_A pin in S-77101A or the ENBL\_C pin in S-77101B changes to "L" is called "off-sequence period".


Do not change the ON pin and the  $\overline{\text{OFF}}$  pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.

The number of times of  $C_{\text{DLY}}$  charge and discharge which determines  $t_{\text{DLY}}$  can be selected from 2 times / 4 times / 8 times / 16 times as the option.  $C_{\text{DLY}}$  charge operation and the discharge operation to generate the  $t_{\text{DLY}}$  are performed by the constant current circuit. Refer to "■ Relation between Delay Time and External Capacitor" for the relation of  $C_{\text{DLY}}$  and  $t_{\text{DLY}}$ .

In addition, the period from when the ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin all change to "H" to when the off-sequence operation starts is called "power-good period", and the period from when the ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin all change to "L" to when the on-sequence operation starts is called "off period". The sequence operation is not affected even if the ON pin changes from "H" to "L" during power-good period or the  $\overline{\text{OFF}}$  pin changes from "L" to "H" during off period.

Refer to **Figure 8** for the peripheral circuit connection example.


Timing charts are shown in **Figure 9** and **Figure 10** for S-77101A and S-77101B, respectively.



**Remark** The ENBL\_x pin is CMOS output.


**Figure 8 Peripheral Circuit Connection Example**  
(S-77101A: Reverse Type, with  $\overline{\text{OFF}}$  pin, S-77101B: Forward Type, with  $\overline{\text{OFF}}$  pin)

- Caution**
1. The input should be performed after the power supply voltage applied to the S-77101 Series becomes stable condition.
  2. The above connection diagram does not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.



\*1. Selectable as the option: 2 times / 4 times / 8 times / 16 times

**Figure 9 Timing Chart (S-77101A: Reverse Type, with OFF pin)**



\*1. Selectable as the option: 2 times / 4 times / 8 times / 16 times


**Figure 10 Timing Chart (S-77101B: Forward Type, with OFF pin)**

**2. Cascade connection**

**2.1 S-77100B (Forward type)**

The enable output can be increased by connecting S-77100B in cascade. The peripheral circuit connection example how two S-77100B devices are connected in cascade is shown in **Figure 11**. Connect the ENBL\_D pin of S-77100B(1) and the ON pin of S-77100B(2).

**Figure 12** shows the timing chart.



**Remark** The ENBL\_x pin is CMOS output.

**Figure 11 Peripheral Circuit Connection Example (S-77100B: Forward Type)**

- Caution**
1. The input should be performed after the power supply voltage applied to S-77100B becomes stable condition.
  2. The above connection diagram does not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.
  3. The external capacitors (C<sub>DLY</sub>) connected to the CDLY pin of S-77100B(1) and S-77100B(2) cannot use the same capacitor.




Figure 12 Timing Chart at Cascade Connection (S-77100B: Forward Type)

After the ON pin of S-77100B(1) changes from "L" to "H", the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin of S-77100B(1) change to "H" in turn.

After the ENBL\_D pin of S-77100B(1) changes from "L" to "H", the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin of S-77100B(2) change to "H" in turn.

After the ON pin of S-77100B(1) changes from "H" to "L", the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin of S-77100B(1) change to "L" in turn.

After the ENBL\_D pin of S-77100B(1) changes from "H" to "L", the ENBL\_A pin, the ENBL\_B pin, the ENBL\_C pin and the ENBL\_D pin of S-77100B(2) change to "L" in turn.

Do not change the ON pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.




**2.2 S-77101A (Reverse type, with  $\overline{\text{OFF}}$  pin)**

The enable output can be increased by connecting S-77101A in cascade. The peripheral circuit connection example how two S-77101A devices are connected in cascade is shown in **Figure 13**.

Connect the ENBL\_C pin of S-77101A(1) and the ON pin of S-77101A(2), and the  $\overline{\text{OFF}}$  pin of S-77101A(1) and the ENBL\_A pin of S-77101A(2).


**Figure 14** shows the timing chart.



**Remark** The ENBL\_x pin is CMOS output.

**Figure 13 Peripheral Circuit Connection Example (S-77101A: Reverse Type, with  $\overline{\text{OFF}}$  pin)**

- Caution**
1. The input should be performed after the power supply voltage applied to S-77101A becomes stable condition.
  2. The above connection diagram does not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.
  3. The external capacitors ( $C_{DLY}$ ) connected to the CDLY pin of S-77101A(1) and S-77101A(2) cannot use the same capacitor.



**Figure 14 Timing Chart at Cascade Connection (S-77101A: Reverse Type, with  $\overline{\text{OFF}}$  pin)**

After the ON pin of S-77101A(1) changes from "L" to "H", the ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin of S-77101A(1) change to "H" in turn.

After the ENBL\_C pin of S-77101A(1) changes from "L" to "H", the ENBL\_A pin, the ENBL\_B pin and the ENBL\_C pin of S-77101A(2) change to "H" in turn.


After the  $\overline{\text{OFF}}$  pin of S-77101A(2) changes from "H" to "L", the ENBL\_C pin, the ENBL\_B pin and the ENBL\_A pin of S-77101A(2) change to "L" in turn.

After the ENBL\_A pin of S-77101A(2) changes from "H" to "L", the ENBL\_C pin, the ENBL\_B pin and the ENBL\_A pin of S-77101A(1) change to "L" in turn.

Do not change the ON pin and the  $\overline{\text{OFF}}$  pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.

As shown in **Figure 14**, after the ON pin of S-77101A(1) changes from "L" to "H", the on-sequence operation is performed if the  $\overline{\text{OFF}}$  pin of S-77101A(2) is either "H" or "L". Similarly, after the  $\overline{\text{OFF}}$  pin of S-77101A(2) changes from "H" to "L", the off-sequence operation is performed if the ON pin of S-77101A(1) is either "H" or "L". Therefore, due to connecting the control signal pin of the sequence controller, the ON pin of S-77101A(1) and the  $\overline{\text{OFF}}$  pin of S-77101A(2), it is possible to control S-77101A(1) and S-77101A(2) with 1 signal.

**Figure 15** shows the connection example.



**Remark** The ENBL\_x pin is CMOS output.

**Figure 15 Cascade Connection Example (S-77101A: Reverse Type, with  $\overline{\text{OFF}}$  pin)**

### 3. Special Operation

#### 3.1 S-77100 Series special operation

The Operation when the sequence operation is not completed normally, the power supply voltage drops significantly or connecting the VDD pin and the ON pin is a special operation.

##### 3.1.1 Special operations during on-sequence period and off-sequence period

Do not change the ON pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.

###### (1) When ON pin changes from "H" to "L" during on-sequence period

Since the ENBL\_x pins all change to "L", the off-sequence operation timing is not guaranteed. In addition,  $C_{DLY}$  charge operation is stopped, and the automatic discharge operation is started. The operation example is shown in **Figure 16**.




Figure 16

###### (2) When ON pin changes from "L" to "H" during off-sequence period

Since the ENBL\_x pins all change to "L", the off-sequence operation timing is not guaranteed. In addition,  $C_{DLY}$  charge operation is stopped and the automatic discharge operation is started. In order to perform the on-sequence operation again, change the ON pin to "H" after setting the pin "L" once. The operation example is shown in **Figure 17**.





Figure 17

**Remark** Refer to "3. Automatic discharge time ( $t_{DCHG}$ ) approximate calculation formula" in "■ Relation between Delay Time and External Capacitor" for the automatic discharge operation.

**3. 1. 2 Operation when low voltage is detected**

**(1) When low voltage is detected during power-good period**


Since the ENBL\_x pins all change to "L" when the power supply voltage ( $V_{DD}$ ) is equal to or lower than the low voltage detection voltage ( $V_{UVLO}$ ), the off-sequence operation timing is not guaranteed. Thereafter, if the ON pin is "H" when  $V_{DD}$  exceeds  $V_{UVLO}$ , the on-sequence operation is performed automatically. If the ON pin is "L" when  $V_{DD}$  exceeds  $V_{UVLO}$ , the on-sequence operation is not performed. In order to perform the on-sequence operation, set the ON pin to "H" again. The operation example is shown in **Figure 18**.



**Figure 18**

**(2) When low voltage is detected during on-sequence period and off-sequence period**

Since the ENBL\_x pins all change to "L" when  $V_{DD}$  is equal to or lower than  $V_{UVLO}$  during on-sequence period or off-sequence period, the off-sequence operation timing is not guaranteed. In addition,  $C_{DLY}$  charge operation is stopped and the automatic discharge operation is started. The operation example is shown in **Figure 19**.




**Figure 19**

**Remark** Refer to "3. Automatic discharge time ( $t_{DCHG}$ ) approximate calculation formula" in "■ Relation between Delay Time and External Capacitor" for the automatic discharge operation.

**3. 1. 3 Operation when connecting VDD pin and ON pin**

The on-sequence operation is performed automatically when connecting the VDD pin and the ON pin and the power supply is raised. However, since the ENBL\_x pins all change to "L" if V<sub>DD</sub> is equal to or lower than V<sub>UVLO</sub> when the power supply is fallen, the off-sequence operation timing is not guaranteed. The operation example is shown in **Figure 20**.



**Figure 20**



**3.2 S-77101 Series special operation**


The Operation when the sequence operation is not completed normally, the power supply voltage drops significantly or connecting the VDD pin, the ON pin and the OFF pin is a special operation.

**3.2.1 Special operations during on-sequence period and off-sequence period**

Do not change the ON pin and the  $\overline{\text{OFF}}$  pin during on-sequence period and off-sequence period in order to perform the sequence operation normally.

**(1) When ON pin or  $\overline{\text{OFF}}$  pin changes from "H" to "L" during on-sequence period**


Since the ENBL\_x pins all change to "L" when the ON pin changes from "H" to "L" during on-sequence period, the off-sequence operation timing is not guaranteed. In addition, C<sub>DLY</sub> charge operation is stopped and the automatic discharge operation is started. When the  $\overline{\text{OFF}}$  pin changes from "H" to "L" during on-sequence period, the off-sequence operation is performed after the on-sequence operation is completed. The operation example is shown in **Figure 21**.



**Figure 21**

**(2) When  $\overline{\text{OFF}}$  pin or ON pin changes from "L" to "H" during off-sequence period**

Since the ENBL\_x pins all change to "L" when the  $\overline{\text{OFF}}$  pin changes from "L" to "H" during off-sequence period, the off-sequence operation timing is not guaranteed. In addition, C<sub>DLY</sub> charge operation is stopped and the automatic discharge operation is started. When the ON pin changes from "L" to "H" during off-sequence period, the on-sequence operation is performed after the off-sequence operation is completed. The operation example is shown in **Figure 22**.




**Figure 22**

**Remark** Refer to "3. Automatic discharge time (t<sub>DCHG</sub>) approximate calculation formula" in "■ Relation between Delay Time and External Capacitor" for the automatic discharge operation.

**3. 2. 2 Operation when low voltage is detected**

**(1) When low voltage is detected during power-good period**


Since the ENBL\_x pins all change to "L" when the power supply voltage ( $V_{DD}$ ) is equal to or lower than the low voltage detection voltage ( $V_{UVLO}$ ), the off-sequence operation timing is not guaranteed. Thereafter, if the ON pin is "H" when  $V_{DD}$  exceeds  $V_{UVLO}$ , the on-sequence operation is performed automatically. If the ON pin is "L" when  $V_{DD}$  exceeds  $V_{UVLO}$ , the on-sequence operation is not performed. In order to perform the on-sequence operation, set the ON pin to "H" again. The operation example is shown in **Figure 23**.



**Figure 23**

**(2) When low voltage is detected during on-sequence period and off-sequence period**

Since the ENBL\_x pins all change to "L" when  $V_{DD}$  is equal to or lower than  $V_{UVLO}$  during on-sequence period or off-sequence period, the off-sequence operation timing is not guaranteed. In addition,  $C_{DLY}$  charge operation is stopped and the automatic discharge operation is started. The operation example is shown in **Figure 24**.




**Figure 24**

**Remark** Refer to "3. Automatic discharge time ( $t_{DCHG}$ ) approximate calculation formula" in "■ Relation between Delay Time and External Capacitor" for the automatic discharge operation.

**3. 2. 3 Operation when connecting VDD pin, ON pin and  $\overline{\text{OFF}}$  pin**

The on-sequence operation is performed automatically when connecting the VDD pin, the ON pin and the  $\overline{\text{OFF}}$  pin and the power supply is raised. However, since the ENBL\_x pins all change to "L" if  $V_{\text{DD}}$  is equal to or lower than  $V_{\text{UVLO}}$  when the power supply is fallen, the off-sequence operation timing is not guaranteed. The operation example is shown in **Figure 25**.



**Figure 25**

## ■ Input of ON Pin and $\overline{\text{OFF}}$ Pin

### 1. Input level (Selectable as the option)

The input level of the ON pin in the S-77100 Series, the ON pin and the  $\overline{\text{OFF}}$  pin in the S-77101 Series can be selected from the following 2 options.

#### 1.1 Schmitt trigger input

Schmitt trigger input has the power supply voltage dependency in the input voltage level. Refer to "■ **Electrical Characteristics**" for the input voltage.

#### 1.2 Comparator input

The input threshold voltage of the comparator input has almost no power supply voltage dependency. For this reason, the sequence operation control by I/O interface of the low voltage microcomputer is also available. Refer to "■ **Electrical Characteristics**" for the input threshold voltage of the comparator input.

### 2. Pulse width

In order to surely input the signal to the S-77100/77101 Series, the pulse width to the ON pin and the  $\overline{\text{OFF}}$  pin should be 5  $\mu\text{s}$  or longer.





Figure 26

■ **Relation between Delay Time and External Capacitor**

The S-77100/77101 Series sets the delay time ( $t_{DLY}$ ) with an external capacitor ( $C_{DLY}$ ).  $t_{DLY}$  is generated by performing  $C_{DLY}$  charge-discharge operation.



**Figure 27**

**1.  $t_{DLY}$  approximate calculation formula**

$t_{DLY}$  is calculated by using the following approximate calculation formula.

When  $C_{DLY} \leq 1$  nF

$$t_{DLY} [\text{ms}] = (1.206 \times C_{DLY} [\text{nF}] + 0.023) \times \text{the number of times of charge and discharge}$$

When  $C_{DLY} > 1$  nF

$$t_{DLY} [\text{ms}] = (1.155 \times C_{DLY} [\text{nF}] - 0.023) \times \text{the number of times of charge and discharge}$$

**2. Offset delay time ( $t_{DLY\_OFFSET}$ ) approximate calculation formula**

As shown in **Figure 27**, the CDLY pin during off period or power-good period is discharged to the  $V_{SS}$  level. For this reason, there is an offset delay time ( $t_{DLY\_OFFSET}$ ) immediately after the transition from off period to on-sequence period or from power-good period to off-sequence period.

$t_{DLY\_OFFSET}$  varies depending on the capacitance of  $C_{DLY}$ .  $t_{DLY\_OFFSET}$  is calculated by using the following approximate calculation formula.

When  $C_{DLY} \leq 1$  nF

$$t_{DLY\_OFFSET} [\text{ms}] = 0.241 \times C_{DLY} [\text{nF}] - 0.024$$

When  $C_{DLY} > 1$  nF

$$t_{DLY\_OFFSET} [\text{ms}] = 0.299 \times C_{DLY} [\text{nF}] - 0.150$$

### 3. Automatic discharge time ( $t_{DCHG}$ ) approximate calculation formula

Automatic discharge operation is the operation that electrical charge remained in  $C_{DLY}$  is discharged. After the charge-discharge operation is completed, the automatic discharge operation is performed by the constant current circuit.




Figure 28

The automatic discharge operation of the S-77100/77101 Series is performed in the following cases.

- When the ON pin changes during on-sequence period. (Refer to **Figure 28**.)
- When on-sequence period is completed.
- When the ON pin changes during off-sequence period. (The S-77100 Series only)
- When the  $\overline{\text{OFF}}$  pin changes during off-sequence period. (The S-77101 Series only)
- When off-sequence period is completed.
- When  $V_{DD}$  is equal to or lower than  $V_{UVLO}$  during on-sequence period or off-sequence period.

$t_{DCHG}$  varies depending on the capacitance of  $C_{DLY}$  and is calculated by using the following approximate calculation formula.

$$t_{DCHG} [\text{ms}] = 0.219 \times C_{DLY} [\text{nF}]$$

The period from when the S-77100/77101 Series starts the automatic discharge operation to when it starts the next on-sequence operation or the off-sequence operation is called "idle period". The idle period should be equal to or longer than  $t_{DCHG}$ . The idle period is necessary in order to discharge the electrical charge in  $C_{DLY}$  completely and start the next on-sequence operation or off-sequence operation normally.

In addition, by setting power-good period and off period equal to or longer than  $t_{DCHG}$  during the sequence operation, the next off-sequence period and the on-sequence period will be the intended length.

- Caution 1.** The capacitor of 100 pF to 47 nF can be used as  $C_{DLY}$ .  $C_{DLY}$  should be placed as close to the S-77100/77101 Series as possible since the CDLY pin internal impedance is high and the pin is easily affected by external noise etc.
- 2.**  $t_{DLY}$ ,  $t_{DLY\_OFFSET}$  and  $t_{DCHG}$  may not match the calculation formula due to parasitic capacitance of the CDLY pin or internal delay in the IC. Perform thorough evaluation to determine the capacitance of  $C_{DLY}$ .

**Remark** All of the above are approximate calculation formulas at  $T_a = +25^\circ\text{C}$ .