



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## OVERCURRENT MONITORING IC FOR MULTI-SERIAL-CELL PACK

[www.sii-ic.com](http://www.sii-ic.com)

© SII Semiconductor Corporation, 2013-2016

Rev.1.4\_03

The S-8239A Series is an overcurrent monitoring IC for multi-serial-cell pack including high-accuracy voltage detection circuits and delay circuits.

The S-8239A Series is suitable for protection of lithium-ion / lithium polymer rechargeable battery packs from overcurrent.

### ■ Features

- Built-in high-accuracy voltage detection circuit
 

Overcurrent 1 detection voltage <sup>*1</sup>	0.04 V to 0.30 V (10 mV step)	Accuracy ±15 mV
Overcurrent 2 detection voltage	0.1 V to 0.7 V (100 mV step)	Accuracy ±100 mV
Overcurrent 3 detection voltage	1.2 V (Fixed)	Accuracy ±300 mV
- Built-in three-step overcurrent detection circuit: Overcurrent 1, overcurrent 2, overcurrent 3
- Overcurrent 3 detection function is selectable: Available, unavailable
- UVLO (under voltage lock out) function
 

UVLO detection voltage	2.0 V (Fixed)	Accuracy ±100 mV
------------------------	---------------	------------------
- High-withstand voltage: VM pin, DO pin: Absolute maximum rating 28 V
- Delay times are generated only by an internal circuit (External capacitors are unnecessary).
- Low current consumption
 

During normal operation:	7.0 μA max.
During UVLO operation:	6.0 μA max.
- Output logic: Active "L", Active "H"
- Wide operation temperature range: Ta = -40°C to +85°C
- Lead-free (Sn 100%), halogen-free

\*1. Overcurrent 1 detection voltage  $\leq 0.06$  V should be satisfied in the case of overcurrent 2 detection voltage = 0.1 V.  
 Overcurrent 1 detection voltage  $\leq 0.85 \times$  overcurrent 2 detection voltage - 0.05 V should be satisfied in the case of overcurrent 2 detection voltage  $\geq 0.2$  V.


### ■ Applications

- Lithium-ion rechargeable battery pack
- Lithium polymer rechargeable battery pack

### ■ Package

- SOT-23-6

■ **Block Diagram**




**Remark** All the diodes shown in the figure are parasitic diodes.

**Figure 1**

**■ Product Name Structure**

**1. Product name**



\*1. Refer to the tape drawing.  
 \*2. Refer to "3. Product name list".

**2. Package**

**Table 1 Package Drawing Codes**

Package Name	Dimension	Tape	Reel
SOT-23-6	MP006-A-P-SD	MP006-A-C-SD	MP006-A-R-SD

**3. Product name list**


**Table 2**

Product Name	Overcurrent 1 Detection Voltage [V <sub>DIOV1</sub> ]	Overcurrent 2 Detection Voltage [V <sub>DIOV2</sub> ]	Overcurrent 1 Detection Delay Time [t <sub>DIOV1</sub> ]	Overcurrent 2 Detection Delay Time [t <sub>DIOV2</sub> ]	Overcurrent 3 Detection Function	Output Logic
S-8239AAA-M6T1U	0.08 V	0.4 V	1150 ms	1.12 ms	Unavailable	Active "L"
S-8239AAB-M6T1U	0.10 V	0.5 V	1150 ms	0.28 ms	Unavailable	Active "L"
S-8239AAC-M6T1U	0.10 V	0.3 V	18.0 ms	0.28 ms	Unavailable	Active "L"
S-8239AAD-M6T1U	0.10 V	0.2 V	290 ms	0.56 ms	Unavailable	Active "L"
S-8239AAE-M6T1U	0.10 V	0.7 V	18.0 ms	0.56 ms	Unavailable	Active "L"
S-8239AAF-M6T1U	0.04 V	0.3 V	4600 ms	0.28 ms	Unavailable	Active "L"
S-8239AAG-M6T1U	0.10 V	0.2 V	1150 ms	1.12 ms	Available	Active "L"
S-8239AAH-M6T1U	0.06 V	0.1 V	290 ms	0.56 ms	Unavailable	Active "L"
S-8239AAI-M6T1U	0.10 V	0.3 V	290 ms	0.28 ms	Unavailable	Active "L"
S-8239AAJ-M6T1U	0.11 V	0.3 V	4600 ms	2.24 ms	Available	Active "L"
S-8239AAK-M6T1U	0.10 V	0.3 V	290 ms	1.12 ms	Available	Active "H"

**Remark** Contact our sales office for the products with detection voltage value other than those specified above.

■ **Pin Configuration**

1. SOT-23-6



**Figure 2**

**Table 3**

Pin No.	Symbol	Description
1	VINI	Voltage detection pin between VINI pin and VSS pin (Overcurrent detection pin)
2	VM	Overcurrent latch pin
3	DO	Connection pin of discharge control FET gate
4	DP <sup>*1</sup>	Test pin for delay time measurement
5	VDD	Input pin for positive power supply
6	VSS	Input pin for negative power supply

\*1. The DP pin should be open.

■ **Absolute Maximum Ratings**

Table 4


(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V <sub>DS</sub>	VDD	V <sub>SS</sub> - 0.3 to V <sub>SS</sub> +12	V
VM pin input voltage	V <sub>VM</sub>	VM	V <sub>DD</sub> - 28 to V <sub>DD</sub> + 0.3	V
VINI pin input voltage	V <sub>VINI</sub>	VINI	V <sub>SS</sub> - 0.3 to V <sub>SS</sub> + 12	V
DO pin output voltage	V <sub>DO</sub>	DO	V <sub>SS</sub> - 0.3 to V <sub>SS</sub> + 28	V
Power dissipation	P <sub>D</sub>	-	650 <sup>*1</sup>	mW
Operation ambient temperature	T <sub>opr</sub>	-	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-	-55 to +125	°C

\*1. When mounted on board  
 [Mounted board]

- (1) Board size: 114.3 mm × 76.2 mm × t1.6 mm
- (2) Board name: JEDEC STANDARD51-7

- Caution**
1. The DP pin should be open.
  2. The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



**Figure 3 Power Dissipation of Package (When Mounted on Board)**

■ **Electrical Characteristics**

1. Ta = +25°C

**Table 5**

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Condition	Test Circuit
<b>Detection Voltage</b>								
Overcurrent 1 detection voltage	V <sub>DIOV1</sub>	–	V <sub>DIOV1</sub> – 0.015	V <sub>DIOV1</sub>	V <sub>DIOV1</sub> + 0.015	V	1	1
Overcurrent 2 detection voltage*1	V <sub>DIOV2</sub>	–	V <sub>DIOV2</sub> – 0.100	V <sub>DIOV2</sub>	V <sub>DIOV2</sub> + 0.100	V	1	1
Overcurrent 3 detection voltage	V <sub>DIOV3</sub>	Overcurrent 3 detection function "available"	0.90	1.20	1.50	V	1	1
UVLO detection voltage	V <sub>UVLO</sub>	–	1.90	2.00	2.10	V	1	1
<b>Release Voltage</b>								
Overcurrent release voltage	V <sub>RIOV</sub>	V <sub>DD</sub> criteria, V <sub>DD</sub> = 3.5 V	0.7	1.2	1.5	V	1	1
<b>Input Voltage, Operation Voltage</b>								
Operation voltage between VDD pin and VSS pin	V <sub>DSOP</sub>	Output logic is determined*2	1.5	–	8	V	–	–
<b>Current Consumption</b>								
Current consumption during normal operation	I <sub>OPE</sub>	V <sub>DD</sub> = 3.5 V, V <sub>VM</sub> = 0 V	1.0	3.5	7.0	μA	2	2
Current consumption during UVLO operation	I <sub>UVLO</sub>	V <sub>DD</sub> = V <sub>VM</sub> = 1.5 V	0.7	3.0	6.0	μA	2	2
<b>Internal Resistance</b>								
Internal resistance between VM pin and VSS pin	R <sub>VMS</sub>	V <sub>DD</sub> = V <sub>VM</sub> = 3.5 V	210	300	390	kΩ	3	3
<b>Output Resistance (Active "L")</b>								
DO pin resistance "L"	R <sub>DOL</sub>	V <sub>DD</sub> = V <sub>VINI</sub> = 3.5 V, V <sub>DO</sub> = 0.5 V	2.5	5	10	kΩ	4	4
<b>Output Resistance (Active "H")</b>								
DO pin resistance "L"	R <sub>DOL</sub>	V <sub>DD</sub> = 3.5 V, V <sub>VINI</sub> = 0 V V <sub>DO</sub> = 0.5 V	2.5	5	10	kΩ	4	4
<b>Delay Time</b>								
Overcurrent 1 detection delay time	t <sub>DIOV1</sub>	–	t <sub>DIOV1</sub> × 0.6	t <sub>DIOV1</sub>	t <sub>DIOV1</sub> × 1.4	ms	5	5
Overcurrent 2 detection delay time	t <sub>DIOV2</sub>	–	t <sub>DIOV2</sub> × 0.6	t <sub>DIOV2</sub>	t <sub>DIOV2</sub> × 1.4	ms	5	5
Overcurrent 3 detection delay time	t <sub>DIOV3</sub>	Overcurrent 3 detection function "available"	168	280	392	μs	5	5
UVLO detection delay time	t <sub>UVLO</sub>	–	2.94	4.90	6.86	s	5	5

\*1. Even if overcurrent 1 detection voltage and overcurrent 2 detection voltage are in the same range, V<sub>DIOV1</sub> is lower than V<sub>DIOV2</sub>.

\*2. It indicates that DO pin output logic is determined.

**OVERCURRENT MONITORING IC FOR MULTI-SERIAL-CELL PACK**  
**S-8239A Series**

Rev.1.4\_03

2.  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ \*1

Table 6

( $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ \*1 unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Condition	Test Circuit
<b>Detection Voltage</b>								
Overcurrent 1 detection voltage	$V_{\text{DIOV1}}$	–	$V_{\text{DIOV1}} - 0.021$	$V_{\text{DIOV1}}$	$V_{\text{DIOV1}} + 0.021$	V	1	1
Overcurrent 2 detection voltage*2	$V_{\text{DIOV2}}$	–	$V_{\text{DIOV2}} - 0.130$	$V_{\text{DIOV2}}$	$V_{\text{DIOV2}} + 0.130$	V	1	1
Overcurrent 3 detection voltage	$V_{\text{DIOV3}}$	Overcurrent 3 detection function "available"	0.70	1.20	1.70	V	1	1
UVLO detection voltage	$V_{\text{UVLO}}$	–	1.85	2.00	2.15	V	1	1
<b>Release Voltage</b>								
Overcurrent release voltage	$V_{\text{RIOV}}$	$V_{\text{DD}}$ criteria, $V_{\text{DD}} = 3.5\text{ V}$	0.5	1.2	1.7	V	1	1
<b>Input Voltage, Operation Voltage</b>								
Operation voltage between VDD pin and VSS pin	$V_{\text{DSOP}}$	Output logic is determined*3	1.5	–	8	V	–	–
<b>Current Consumption</b>								
Current consumption during normal operation	$I_{\text{OPE}}$	$V_{\text{DD}} = 3.5\text{ V}$ , $V_{\text{VM}} = 0\text{ V}$	0.7	3.5	8.0	$\mu\text{A}$	2	2
Current consumption during UVLO operation	$I_{\text{UVLO}}$	$V_{\text{DD}} = V_{\text{VM}} = 1.5\text{ V}$	0.5	3.0	7.0	$\mu\text{A}$	2	2
<b>Internal Resistance</b>								
Internal resistance between VM pin and VSS pin	$R_{\text{VMS}}$	$V_{\text{DD}} = V_{\text{VM}} = 3.5\text{ V}$	150	300	450	$\text{k}\Omega$	3	3
<b>Output Resistance (Active "L")</b>								
DO pin resistance "L"	$R_{\text{DOL}}$	$V_{\text{DD}} = V_{\text{VINI}} = 3.5\text{ V}$ , $V_{\text{DO}} = 0.5\text{ V}$	1.2	5	15	$\text{k}\Omega$	4	4
<b>Output Resistance (Active "H")</b>								
DO pin resistance "L"	$R_{\text{DOL}}$	$V_{\text{DD}} = 3.5\text{ V}$ , $V_{\text{VINI}} = 0\text{ V}$ $V_{\text{DO}} = 0.5\text{ V}$	1.2	5	15	$\text{k}\Omega$	4	4
<b>Delay Time</b>								
Overcurrent 1 detection delay time	$t_{\text{DIOV1}}$	–	$t_{\text{DIOV1}} \times 0.2$	$t_{\text{DIOV1}}$	$t_{\text{DIOV1}} \times 1.8$	ms	5	5
Overcurrent 2 detection delay time	$t_{\text{DIOV2}}$	–	$t_{\text{DIOV2}} \times 0.2$	$t_{\text{DIOV2}}$	$t_{\text{DIOV2}} \times 1.8$	ms	5	5
Overcurrent 3 detection delay time	$t_{\text{DIOV3}}$	Overcurrent 3 detection function "available"	56	280	504	$\mu\text{s}$	5	5
UVLO detection delay time	$t_{\text{UVLO}}$	–	0.98	4.90	8.82	s	5	5

\*1. Since products are not screened at high and low temperatures, the specification for this temperature range is guaranteed by design, not tested in production.

\*2. Even if overcurrent 1 detection voltage and overcurrent 2 detection voltage are in the same range,  $V_{\text{DIOV1}}$  is lower than  $V_{\text{DIOV2}}$ .

\*3. It indicates that DO pin output logic is determined.



## ■ Test Circuits

**Caution** Unless otherwise specified, the output voltage levels "H" and "L" at the DO pin ( $V_{DO}$ ) are judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the DO pin level with respect to  $V_{SS}$ .

### 1. Overcurrent 1 detection voltage, overcurrent 2 detection voltage, overcurrent release voltage, UVLO detection voltage (Test condition 1, test circuit 1)

#### 1.1 Active "L"

The overcurrent 1 detection voltage ( $V_{DIOV1}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "H" to "L" lies between the minimum and the maximum value of the overcurrent 1 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

The overcurrent 2 detection voltage ( $V_{DIOV2}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "H" to "L" lies between the minimum and the maximum value of the overcurrent 2 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

The overcurrent release voltage ( $V_{RIOV}$ ) is defined as the voltage  $V3$  at which  $V_{DO}$  goes from "L" to "H" after decreasing  $V2$  to 0 V and the voltage  $V3$  is increased gradually from the set conditions of  $V1 = V2 = 3.5$  V,  $V3 = 0$  V.

The UVLO detection voltage ( $V_{UVLO}$ ) is defined as the voltage  $V1$  at which  $V_{DO}$  goes from "H" to "L" after the voltages  $V1$  and  $V3$  are decreased gradually from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

#### 1.2 Active "H"

The overcurrent 1 detection voltage ( $V_{DIOV1}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "L" to "H" lies between the minimum and the maximum value of the overcurrent 1 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

The overcurrent 2 detection voltage ( $V_{DIOV2}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "L" to "H" lies between the minimum and the maximum value of the overcurrent 2 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

The overcurrent release voltage ( $V_{RIOV}$ ) is defined as the voltage  $V3$  at which  $V_{DO}$  goes from "H" to "L" after decreasing  $V2$  to 0 V and the voltage  $V3$  is increased gradually from the set conditions of  $V1 = V2 = 3.5$  V,  $V3 = 0$  V.

The UVLO detection voltage ( $V_{UVLO}$ ) is defined as the voltage  $V1$  at which  $V_{DO}$  goes from "L" to "H" after the voltages  $V1$  and  $V3$  are decreased gradually from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

### 2. Overcurrent 3 detection voltage (Overcurrent 3 detection function "available") (Test condition 1, test circuit 1)

#### 2.1 Active "L"

The overcurrent 3 detection voltage ( $V_{DIOV3}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "H" to "L" lies between the minimum and the maximum value of the overcurrent 3 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

#### 2.2 Active "H"

The overcurrent 3 detection voltage ( $V_{DIOV3}$ ) is defined as the voltage  $V2$  whose delay time for changing  $V_{DO}$  from "L" to "H" lies between the minimum and the maximum value of the overcurrent 3 detection delay time after the voltage  $V2$  is increased instantaneously (within 10  $\mu$ s) from the set conditions of  $V1 = V3 = 3.5$  V,  $V2 = 0$  V.

### 3. Current consumption during normal operation, current consumption during UVLO operation (Test condition 2, test circuit 2)

The current consumption during normal operation ( $I_{OPE}$ ) is the current that flows through the VDD pin ( $I_{DD}$ ) under the set conditions of  $V1 = 3.5$  V,  $V2 = 0$  V.

The current consumption during UVLO operation ( $I_{UVLO}$ ) is  $I_{DD}$  under the set conditions of  $V1 = V2 = 1.5$  V.

### 4. Internal resistance between VM pin and VSS pin (Test condition 3, test circuit 3)

The internal resistance between the VM pin and the VSS pin ( $R_{VMS}$ ) is the resistance between the VM pin and the VSS pin under the set condition of  $V1 = V2 = V3 = 3.5$  V.

**5. DO pin resistance "L"**

**(Test condition 4, test circuit 4)**

**5.1 Active "L"**

The DO pin resistance "L" ( $R_{DOL}$ ) is the DO pin resistance under the set conditions of  $V1 = V2 = 3.5\text{ V}$ ,  $V3 = 0.5\text{ V}$ .

**5.2 Active "H"**

The DO pin resistance "L" ( $R_{DOL}$ ) is the DO pin resistance under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ ,  $V3 = 0.5\text{ V}$ .

**6. Overcurrent 1 detection delay time**

**(Test condition 5, test circuit 5)**

**6.1 Active "L"**

**6.1.1  $V_{DIOV2} = 0.1\text{ V}$**

The overcurrent 1 detection delay time ( $t_{DIOV1}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV1}$  to when  $V_{DO}$  goes to "L", after  $V2$  is increased to  $0.08\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**6.1.2  $V_{DIOV2} \geq 0.2\text{ V}$**

The overcurrent 1 detection delay time ( $t_{DIOV1}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV1}$  to when  $V_{DO}$  goes to "L", after  $V2$  is increased to  $V_{DIOV1}\text{ max.} + 0.01\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**6.2 Active "H"**

**6.2.1  $V_{DIOV2} = 0.1\text{ V}$**

The overcurrent 1 detection delay time ( $t_{DIOV1}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV1}$  to when  $V_{DO}$  goes to "H", after  $V2$  is increased to  $0.08\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**6.2.2  $V_{DIOV2} \geq 0.2\text{ V}$**

The overcurrent 1 detection delay time ( $t_{DIOV1}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV1}$  to when  $V_{DO}$  goes to "H", after  $V2$  is increased to  $V_{DIOV1}\text{ max.} + 0.01\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**7. Overcurrent 2 detection delay time, UVLO detection delay time**

**(Test condition 5, test circuit 5)**

**7.1 Active "L"**

The overcurrent 2 detection delay time ( $t_{DIOV2}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV2}$  to when  $V_{DO}$  goes to "L", after  $V2$  is increased to  $0.9\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

The UVLO detection delay time ( $t_{UVLO}$ ) is the time period from when the voltage  $V1$  falls below  $V_{UVLO}$  to when  $V_{DO}$  goes to "L", after  $V1$  is decreased to  $1.8\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**7.2 Active "H"**

The overcurrent 2 detection delay time ( $t_{DIOV2}$ ) is the time period from when the voltage  $V2$  exceeds  $V_{DIOV2}$  to when  $V_{DO}$  goes to "H", after  $V2$  is increased to  $0.9\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

The UVLO detection delay time ( $t_{UVLO}$ ) is the time period from when the voltage  $V1$  falls below  $V_{UVLO}$  to when  $V_{DO}$  goes to "H", after  $V1$  is decreased to  $1.8\text{ V}$  instantaneously (within  $10\text{ }\mu\text{s}$ ) under the set conditions of  $V1 = 3.5\text{ V}$ ,  $V2 = 0\text{ V}$ .

**8. Overcurrent 3 detection delay time (Overcurrent 3 detection function "available")**  
**(Test condition 5, test circuit 5)**

**8.1 Active "L"**


The overcurrent 3 detection delay time ( $t_{DIOV3}$ ) is the time period from when the voltage V2 exceeds  $V_{DIOV3}$  to when  $V_{DO}$  goes to "L", after V2 is increased to 1.6 V instantaneously (within 10  $\mu$ s) under the set conditions of  $V1 = 3.5$  V,  $V2 = 0$  V.

**8.2 Active "H"**


The overcurrent 3 detection delay time ( $t_{DIOV3}$ ) is the time period from when the voltage V2 exceeds  $V_{DIOV3}$  to when  $V_{DO}$  goes to "H", after V2 is increased to 1.6 V instantaneously (within 10  $\mu$ s) under the set conditions of  $V1 = 3.5$  V,  $V2 = 0$  V.

**OVERCURRENT MONITORING IC FOR MULTI-SERIAL-CELL PACK  
S-8239A Series**


Rev.1.4\_03




**Figure 4 Test Circuit 1**




**Figure 5 Test Circuit 2**



**Figure 6 Test Circuit 3**



**Figure 7 Test Circuit 4**



**Figure 8 Test Circuit 5**

## ■ Operation

### 1. Normal status

The S-8239A Series monitors the voltage between the VINI pin and the VSS pin to control discharging. When the VINI pin voltage is equal to or lower than the overcurrent 1 detection voltage ( $V_{DIOV1}$ ), the DO pin becomes "High-Z" (Active "L") or  $V_{SS}$  potential (Active "H"). This status is called the normal status.

**Caution** When a battery is connected for the first time, the S-8239A Series may not be in the normal status. In this case, short the VM pin and VSS pin or connect the charger. The S-8239A Series then becomes the normal status.

### 2. Overcurrent status (Overcurrent 1, overcurrent 2, overcurrent 3)

When a battery is in the normal status, if the VINI pin voltage is equal to or higher than the overcurrent detection voltage because the discharge current is equal to or higher than the specified value and the status continues for the overcurrent detection delay time or longer, the DO pin becomes  $V_{SS}$  potential (Active "L") or "High-Z" (Active "H"). This status is called the overcurrent status. The overcurrent status is retained when the voltage between the VDD pin and the VM pin is equal to or lower than the overcurrent release voltage ( $V_{RIOV}$ ).

In the overcurrent status, the VM pin and VSS pin are shorted by the internal resistor between the VM pin and the VSS pin ( $R_{VMS}$ ) in the S-8239A Series. However, the VM pin is at  $V_{DD}$  potential due to the external load as long as the external load is connected. When the external load is disconnected completely, the VM pin returns to  $V_{SS}$  potential.

The overcurrent status is released when the voltage between the VDD pin and the VM pin is equal to or higher than  $V_{RIOV}$ .

### 3. UVLO status

The S-8239A Series includes a UVLO (under voltage lock out) function to prevent the IC malfunction due to the decrease of the battery voltage when detecting the overcurrent. When the battery voltage in the normal status is equal to or lower than the UVLO detection voltage ( $V_{UVLO}$ ) and the status continues for the UVLO detection delay time ( $t_{UVLO}$ ) or longer, the DO pin becomes  $V_{SS}$  potential (Active "L") or "High-Z" (Active "H"). This status is called the UVLO status.


In the UVLO status, the VM pin and VSS pin are shorted by  $R_{VMS}$  between the VM pin and the VSS pin in the S-8239A Series.

After that, the UVLO status is released if the battery voltage becomes equal to or higher than  $V_{UVLO}$ .

**4. Delay circuit**

The detection delay times are determined by dividing a clock of approximately 3.5 kHz with the counter.

**Remark** The overcurrent 2 detection delay time ( $t_{DIOV2}$ ) starts when the overcurrent 1 detection voltage ( $V_{DIOV1}$ ) is detected. When the overcurrent 2 detection voltage ( $V_{DIOV2}$ ) is detected over  $t_{DIOV2}$  after the detection of  $V_{DIOV1}$ , the S-8239A Series becomes the overcurrent status within  $t_D$  from the time of detecting  $V_{DIOV2}$ .



**Figure 9**

**5. DP pin**


The DP pin is a test pin for delay time measurement and it should be open in the actual application. If a capacitor whose capacitance is 1000 pF or more or a resistor whose resistance is 1 MΩ or less is connected to this pin, error may occur in the delay times or in the detection voltages.

■ Timing Charts

1. Overcurrent detection

1.1 Active "L"


1.1.1 Overcurrent 3 detection function "available"



\*1. (1): Normal status  
(2): Overcurrent status

Figure 10

1. 1. 2 Overcurrent 3 detection function "unavailable"




\*1. (1): Normal status  
(2): Overcurrent status

Figure 11



1.2 Active "H"


1.2.1 Overcurrent 3 detection function "available"



\*1. (1): Normal status  
(2): Overcurrent status

Figure 12

1. 2. 2 Overcurrent 3 detection function "unavailable"




\*1. (1): Normal status  
(2): Overcurrent status

Figure 13

2. UVLO detection

2.1 Active "L"




\*1. (1): Normal status  
(2): UVLO status

**Remark** The charger is assumed to charge with a constant current.

Figure 14

2.2 Active "H"



- \*1. (1): Normal status
- (2): UVLO status

**Remark** The charger is assumed to charge with a constant current.

Figure 15

■ **5-serial-cell Protection Circuit Examples**

Figure 16 and Figure 17 show the 5-serial-cell protection circuit examples used by the S-8239A Series and the S-8225A Series. Contact our sales office when using the circuit other than the following protection circuit examples.

**1. Active "L"**




Figure 16

**2. Active "H"**




Figure 17

**Table 7 Constants for External Components**

Symbol	Min.	Typ.	Max.	Unit
R <sub>VDD</sub>	300	470	1000	Ω
R <sub>VINI</sub>	1	–	–	kΩ
R <sub>SENSE</sub>	0	–	–	mΩ
R <sub>VM</sub>	1	5.1	51	kΩ
R <sub>DO</sub> <sup>*3</sup>	–	5.1	–	kΩ
R <sub>DOP</sub>	330	510	2000	kΩ
C <sub>VDD</sub>	0.022	0.1	1	μF

\*1. Refer to the data sheet of the S-8225A Series for the recommended value for external components of the S-8225A Series.

\*2. Use the products with the same model number for FET1 and FET2.

\*3. Set up the optimal constant according to the FET in use.

**Caution 1. The above constants may be changed without notice.**

**2. The example of connection shown above and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.**

**3. The DP pin should be open.**


■ **Precautions**

- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII Semiconductor Corporation claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


■ Characteristics (Typical Data)

1. Current consumption


1. 1  $I_{OPE}$  vs.  $T_a$



1. 2  $I_{OPE}$  vs.  $V_{DD}$




1. 3  $I_{UVLO}$  vs.  $T_a$




2. Overcurrent detection / release voltage, UVLO function and delay times


2. 1  $V_{DIOV1}$  vs.  $T_a$




2. 2  $V_{DIOV2}$  vs.  $T_a$



2. 3  $V_{DIOV3}$  vs.  $T_a$




2. 4  $V_{RIOV}$  vs.  $T_a$







**2.5  $V_{DIOV1}$  vs.  $V_{DD}$**




**2.6  $V_{DIOV2}$  vs.  $V_{DD}$**




**2.7  $V_{DIOV3}$  vs.  $V_{DD}$**




**2.8  $V_{RIOV}$  vs.  $V_{DD}$**




**2.9  $t_{DIOV1}$  vs.  $T_a$**




**2.10  $t_{DIOV2}$  vs.  $T_a$**




**2.11  $t_{DIOV3}$  vs.  $T_a$**




**2.12  $t_{DIOV1}$  vs.  $V_{DD}$**




**2. 13  $t_{DIOV2}$  vs.  $V_{DD}$**




**2. 14  $t_{DIOV3}$  vs.  $V_{DD}$**



**2. 15  $V_{UVLO}$  vs.  $T_a$**



**2. 16  $t_{UVLO}$  vs.  $V_{DD}$**



**3. Output Resistance**

**3. 1  $R_{DOL}$  vs.  $T_a$**

